## inst.eecs.berkeley.edu/~cs61c CS61CL : Machine Structures

Lecture \#8 - State Elements, Combinational Logic

## 2009-07-15



## James Tu, TA

## What are "Machine Structures"?



# Coordination of many levels of abstraction 

## ISA is an important abstraction level: contract between HW \& SW

## 61C Levels of Representation

temp = v[k];
temp = v[k];
High Level Language
v[k] = v[k+1];
v[k] = v[k+1];
v[k+1] = temp;
v[k+1] = temp;
Iw \$t0, 0(\$2)
Iw \$t0, 0(\$2)
Iw \$t1, 4(\$2)
Iw \$t1, 4(\$2)
sw \$t1, 0(\$2)
sw \$t1, 0(\$2)
sw \$t0, 4(\$2)
sw \$t0, 4(\$2)

## Machine

 InterpretationHardware Architecture Description (Logic, Logisim, etc.)
Architecture Implementation
Logic Circuit Description (Logisim, etc.)

CS61CL L08 State Elements, Combinational Logic (3)

## Synchronous Digital Systems

The hardware of a processor, such as the MIPS, is an example of a Synchronous Digital System

## Synchronous:

- Means all operations are coordinated by a central clock.
- It keeps the "heartbeat" of the system!


## Digital:

- Mean all values are represented by discrete values
- Electrical signals are treated as 1's and 0 's and grouped together to form words.


## Logic Design

- Next 2 weeks: we'll study how a modern processor is built; starting with basic elements as building blocks.
- Why study hardware design?
- Understand capabilities and limitations of hardware in general and processors in particular.
- What processors can do fast and what they can't do fast (avoid slow things if you want your code to run fast!)
- Background for more detailed hardware courses (CS 150, CS 152, EE 192)
- There is just so much you can do with processors. At some point you may need to design your own custom hardware.


## Signals and Waveforms: Clocks



- Signals
- When digital is only treated as 1 or 0
- Is transmitted over wires continuously
- Transmission is effectively instant
- Implies that any wire only contains 1 value at a time

Signals and Waveforms

voltage


## Signals and Waveforms: Grouping

## $x_{3} x_{2} x_{1} x_{0}$ <br> III



Signals and Waveforms: Circuit Delay


$$
\begin{aligned}
& A=\left[a_{3}, a_{2}, a_{1}, a_{0}\right] \\
& B=\left[b_{3}, b_{2}, b_{1}, b_{0}\right]
\end{aligned}
$$



## Type of Circuits

- Synchronous Digital Systems are made up of two basic types of circuits:
- Combinational Logic (CL) circuits
- Our previous adder circuit is an example.
- Output is a function of the inputs only.
- Similar to a pure function in mathematics, $y=f(x)$. (No way to store information from one invocation to the next. No side effects)
- State Elements: circuits that store information.


## Uses for State Elements

1. As a place to store values for some indeterminate amount of time:

- Register files (like \$1-\$31 on the MIPS)
- Memory (caches, and main memory)

2. Help control the flow of information between combinational logic blocks.

- State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.

Circuits with STATE (e.g., register)


## Accumulator Example

Why do we need to control the flow of information?


Want: $\quad \mathrm{S}=0$;

$$
\begin{aligned}
& \text { for }(i=0 ; i<n ; i++) \\
& \qquad S=S+X_{i}
\end{aligned}
$$

## Assume:

- Each $X$ value is applied in succession, one per cycle.
- After n cycles the sum is present on S .


## First try...Does this work?



## Nope!

Reason \#1... What is there to control the next iteration of the 'for' loop?
Reason \#2... How do we say: ‘s=0’?

Second try...How about this?


Rough
timing... $s$


## Register Details...What's inside?



- $\mathbf{n}$ instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between and 0,1
- $D$ is "data", $Q$ is "output"
- Also called "d-type Flip-Flop"


## What's the timing of a Flip-flop? (1/2)

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms:



## What's the timing of a Flip-flop? (2/2)

- Edge-triggered d-type flip-flop
- This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input $d$ is ignored."
- Example waveforms (more detail):



## Sample Debugging Waveform



## Recap of Timing Terms

- Clock (CLK) - steady square wave that synchronizes system
- Setup Time - when the input must be stable before the rising edge of the CLK
- Hold Time - when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay - how long it takes the output to change, measured from the rising edge
- Flip-flop - one bit of state that samples every rising edge of the CLK
- Register - several bits of state that samples on rising edge of CLK or on LOAD


## Finite State Machines (FSM) Introduction

- You have seen FSMs in other classes.
- Same basic idea.
- The function can be represented with a "state transition diagram".
- With combinational logic and registers,
 any FSM can be implemented in hardware.


## Finite State Machine Example: 3 ones...

FSM to detect the occurrence of 3 consecutive 1 's in the input.
INPUT $\otimes \sqrt{1} \oplus \sqrt{1111} \phi \sqrt{1 T 1} \varphi \sqrt{11111} \phi$ OUTPUT


## Draw the FSM...



Assume state transitions are controlled by the clock:
on each clock cycle the machine checks the inputs and moves
to a new state and produces a new output...
CS61CL L08 State Elements, Combinational Logic (22)

Hardware Implementation of FSM
. Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.


Combinational logic circuit is used to implement a function maps from present state and input to next state and output.


## Hardware for FSM: Combinational Logic

Later in today's lecture, we will discuss the detailed implementation, but for now can look at its functional specification, truth table form.


Truth table...

| PS | Input | NS | Output |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |

## Maximum Clock Frequency


-What is the maximum frequency of this circuit?

## Max Delay =Setup Time + CLK-to-Q Delay

 + CL Delay
## General Model for Synchronous Systems



- Collection of CL blocks separated by registers.
- Registers may be back-to-back and CL blocks may be back-toback.
- Feedback is optional.
- Clock signal(s) connects only to clock input of registers. (NEVER put it through a gate)


## Administrivia

- Project 2 due Friday @ 11:59 PM
- Midterm 7/20 (Monday) in class


## Combinational Logic

- FSMs had states and transitions
- How to we get from one state to the next?
- Answer: Combinational Logic



## Truth Tables



## TT Example \#1: 1 iff one (not both) $\mathrm{a}, \mathrm{b}=1$

| $a$ | $b$ | $y$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

## Logic Gates (1/2)

| a | b |
| :---: | :---: |
| 0 | 1 |
| 1 | 0 |

Tu, Summer 2009 © UCB

## And vs. Or review - Dan's mnemonic

## AND Gite

## Symbol



Definition


Tu, Summer 2009 © UCB

## Logic Gates (2/2)



## 2-input gates extend to n-inputs

- N-input XOR is the only one which isn't so obvious
- It's simple: XOR is a 1 iff the \# of 1s at its input is odd $\Rightarrow$

| a | b | c | y |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |

## Truth Table $\Rightarrow$ (hates (e.g., majority circ.)

| a | b | c | y |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |



## Boolean Algebra

- George Boole, 19 ${ }^{\text {th }}$ Century mathematician
- Developed a mathematical system (algebra) involving logic
- later known as "Boolean Algebra"
-Primitive functions: AND, OR and NOT
-The power of BA is there's a one-to-one correspondence between circuits made up of AND, OR and NOT gates and equations in BA


## Laws of Boolean Algebra

$$
\begin{gathered}
x \cdot \bar{x}=0 \\
x \cdot 0=0 \\
x \cdot 1=x \\
x \cdot x=x \\
x \cdot y=y \cdot x \\
(x y) z=x(y z) \\
x(y+z)=x y+x z
\end{gathered}
$$

$$
(x+y)+z=x+(y+z)
$$

$$
x+y z=(x+y)(x+z)
$$

$$
\begin{aligned}
& (x+y) x=x \\
& (x+y)=\bar{x} \cdot \bar{y}
\end{aligned}
$$

complementarity laws of 0's and 1's identities
idempotent law commutativity associativity distribution uniting theorem
DeMorgan's Law

Boolean Algebra (e.g., for majority fun.)


$$
\begin{gathered}
y=a \cdot b+a \cdot c+b \cdot c \\
y=a b+a c+b c
\end{gathered}
$$

## BA: Circuit \& Algebraic Simplification


original circuit

$$
\begin{gathered}
\downarrow \\
y=((a b)+a)+c \\
\downarrow \\
=a b+a+c \\
=a(b+1)+c \\
=a(1)+c \\
=a+c \\
\downarrow \\
a- \\
c
\end{gathered}
$$

equation derived from original circuit
algebraic simplification

## BA also great for circuit verification Circ $X=$ Circ Y? use BA to prove!

simplified circuit

## Boolean Algebraic Simplification Example

$$
\begin{aligned}
y & =a b+a+c & & \\
& =a(b+1)+c & & \text { distribution, identity } \\
& =a(1)+c & & \text { law of } 1 \text { 's } \\
& =a+c & & \text { identity }
\end{aligned}
$$

## Canonical form

## Sum-of-products (ORs of ANDs)

${ }^{\prime}=\bar{a} \bar{b} \bar{c}+\bar{a} \bar{b} c+a \bar{b} \bar{c}+a b \bar{c}$

## Canonical forms (2/2)

$$
\begin{aligned}
y & =\bar{a} \bar{b} \bar{c}+\bar{a} \bar{b} c+a \bar{b} \bar{c}+a b \bar{c} & & \\
& =\bar{a} \bar{b}(\bar{c}+c)+a \bar{c}(\bar{b}+b) & & \text { distribution } \\
& =\bar{a} \bar{b}(1)+a \bar{c}(1) & & \text { complementarity } \\
& =\bar{a} \bar{b}+a \bar{c} & & \text { identity }
\end{aligned}
$$



## Review

- Use this table and techniques we learned to transform from 1 to another


Data Multiplexor (here 2-to-1, n-bit-wide)


Cal

## N instances of 1-bit-wide mux



How do we build a 1-bit-wide mux?
$\bar{s} a+s b$


4-to-1 Multiplexor?
$a b c d$ How many rows in TT?


Cal

$$
e=\overline{s_{1}} \overline{s_{0}} a+\overline{s_{1}} s_{0} b+s_{1} \overline{s_{0}} c+s_{1} s_{0} d
$$

Is there any other way to do it?

$\qquad$
Ans: Hierarchically!

## Do you really understand NORs?

- If one input is 1 , what is a NOR?
- If one input is 0 , what is a NOR?


## A B NOR

$0 \quad 01$
010
100
110


## Do you really understand NANDs?

- If one input is 1 , what is a NAND?
- If one input is 0 , what is a NAND?


## A B NAND

$0 \quad 01$
$\begin{array}{lll}0 & 1 & 1\end{array}$
101
110


## Arithmetic and Logic Unit

- Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)
- We'll show you an easy one that does ADD, SUB, bitwise AND, bitwise OR

when $S=00, R=A+B$
when $S=01, R=A-B$
when $S=10, R=A$ and $B$
when $S=11, R=A$ or $B$

Our simple ALU


## Conclusion

- ISA is very important abstraction layer
- Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
-Two types of circuits:
- Stateless Combinational Logic (\&,l,~)
- State circuits (e.g., registers)


## Conclusion

- State elements are used to:
- Build memories
- Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers
- Clocks tell us when D-flip-flops change
- Setup and Hold times important
- Finite State Machines extremely useful


## Conclusion

- Pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
- You'll see them again in 150, 152 \& 164
- Use this table and techniques we learned to transform from 1 to another



## Conclusion

- Use muxes to select among input
-S input bits selects $2^{s}$ inputs
- Each input can be $n$-bits wide, indep of $S$
- Can implement muxes hierarchically
- ALU can be implemented using a mux
- Coupled with basic block elements


## Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation



## Transistors 101

- MOSFET
- Metal-Oxide-Semiconductor Field-Effect Transistor
- Come in two types:
- n-type NMOSFET
- p-type PMOSFET
- For n-type (p-type opposite)

- If voltage not enough between $\mathbf{G} \& \mathbf{S}$, source transistor turns "off" (cut-off) and Drain-Source NOT connected
- If the G \& S voltage is high enough, transistor turns "on" (saturation) and Drain-Source ARE connected



## Transistor Circuit Rep. vs. Block diagram

- Chips is composed of nothing but transistors and wires.
- Small groups of transistors form useful building blocks.

- Block are organized in a hierarchy to build higher-level blocks: ex: adders.


## Accumulator Revisited (proper timing 1/2)



- Reset input to register is used to force it to all zeros (takes priority over D input).
- $\mathrm{S}_{\mathrm{it-1}}$ holds the result of the $\mathrm{ith}^{\mathrm{t}}$-1 iteration.
- Analyze circuit timing starting at the output of the register.


$$
\begin{aligned}
& \rightarrow \leftarrow \tau_{\text {add }} \\
& \rightarrow \leftarrow \tau_{c l_{k-T_{0}-q}}
\end{aligned}
$$

## Accumulator Revisited (proper timing 2/2)



- reset signal shown.
- Also, in practice X might not arrive to the adder at the same time as $\mathrm{S}_{\mathrm{i}-1}$
- $\mathrm{S}_{\mathrm{i}}$ temporarily is wrong, but register always captures correct value.
- In good circuits, instability never happens around rising edge of clk.

$x_{i} \& x_{0} x_{1} x_{2} x_{3} x_{4}$
ce



## Pipelining to improve performance (1/2)

Extra Register are often added to help speed up the clock rate.


Note: delay of 1 clock cycle from input to output. Clock period limited by propagation delay of adder/shifter.

Pipelining to improve performance (2/2)


## TT Example \#2: 2-bit adder



## TT Example \#3: 32-bit unsigned adder

| A | B | C |
| :---: | :---: | :--- |
| $000 \ldots 0$ | $000 \ldots 0$ | $000 \ldots 00$ |
| $000 \ldots 0$ | $000 \ldots 1$ | $000 \ldots 01$ |
| . | $\cdot$ | $\cdot$ |
| . | $\ldots$ | $\cdot$ |
| . | . | Mow |
| $111 \ldots 1$ | $111 \ldots 1$ | $111 \ldots 10$ |

## TT Example \#3: 3-input majority circuit

| a | b | c | y |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 |

## Truth Table $\Rightarrow$ ( ates (e.g., FSM circ.)

| PS | Input | NS | Output |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |



## or equivalently...



## Boolean Algebr (e.g., for FSM)

| PS | Input | NS | Output |
| :---: | :---: | :---: | :---: |
| 00 | 0 | 00 | 0 |
| 00 | 1 | 01 | 0 |
| 01 | 0 | 00 | 0 |
| 01 | 1 | 10 | 0 |
| 10 | 0 | 00 | 0 |
| 10 | 1 | 00 | 1 |


or equivalently...

$\mathrm{y}=\mathrm{PS}_{1} \cdot \mathrm{PS}_{0} \cdot$ INPUT

## Adder/Subtracter Design -- how?

- Truth-table, then determine canonical form, then minimize and implement as we've seen before
- Look at breaking the problem down into smaller pieces that we can cascade or hierarchically layer


## Adder/Subtracter - One-bit adder LSB...

$$
+\begin{array}{ccc|c|} 
& a_{3} & a_{2} & a_{1} \\
\mathrm{a}_{0} \\
\mathrm{~b}_{3} & \mathrm{~b}_{2} & \mathrm{~b}_{1} & \mathrm{~b}_{0} \\
\hline \mathrm{~s}_{3} & \mathrm{~s}_{2} & \mathrm{~s}_{1} & \mathrm{~s}_{0} \\
&
\end{array}
$$

| $\mathrm{a}_{0}$ | $\mathrm{~b}_{0}$ | $\mathrm{~s}_{0}$ | $\mathrm{c}_{1}$ |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 1 |

$$
\begin{aligned}
& s_{0}= \\
& c_{1}=
\end{aligned}
$$

## Adder/Subtracter - One-bit adder (1/2)...

|  |  |  |  | $\mathrm{a}_{i}$ | $\mathrm{b}_{i}$ | $\mathrm{c}_{i}$ | $\mathrm{S}_{i}$ | $\mathrm{c}_{i+1}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 0 | 0 | 0 | 0 | 0 |
|  |  |  |  | 0 | 0 | 1 | 1 | 0 |
|  | $\mathrm{a}_{3} \quad \mathrm{a}_{2}$ | $\mathrm{a}_{1}$ | $\mathrm{a}_{0}$ | 0 | 1 | 0 | 1 | 0 |
| $+$ | $\mathrm{b}_{3} \quad \mathrm{~b}_{2}$ | $\mathrm{b}_{1}$ | $\mathrm{b}_{0}$ | 0 | 1 | 1 | 0 | 1 |
|  | S3 $\mathrm{S}_{2}$ | $\mathrm{S}_{1}$ | $\mathrm{S}_{0}$ | 1 | 0 | 0 | 1 | 0 |
|  |  |  |  | 1 | 0 | 1 | 0 | 1 |
|  |  |  |  | 1 | 1 | 0 | 0 | 1 |
|  |  |  |  | 1 | 1 | 1 | 1 | 1 |
|  |  |  |  |  |  |  |  |  |
|  | $c_{i+1}$ |  |  |  |  |  |  |  |

## Adder/Subtracter - One-bit adder (2/2)...



$$
\begin{aligned}
s_{i} & =\operatorname{XOR}\left(a_{i}, b_{i}, c_{i}\right) \\
c_{i+1} & =\operatorname{MAJ}\left(a_{i}, b_{i}, c_{i}\right)=a_{i} b_{i}+a_{i} c_{i}+b_{i} c_{i}
\end{aligned}
$$

## N 1-bit adders $\Rightarrow 1 \mathrm{~N}$-bit adder



# What about overflow? Overflow $=\mathrm{c}_{\mathrm{n}}$ ? 

## What about overflow?

- Consider a 2-bit signed \# \& overflow:
-10 = -2 + -2 or -1
-11 = -1 + -2 only
-00 = 0 NOTHING!
-01 = 1 + 1 only
- Highest adder
- $\mathrm{C}_{1}=$ Carry-in $=\mathrm{C}_{\mathrm{in}}, \mathrm{C}_{2}=-\ldots S_{1}$,
- No $\mathrm{C}_{\text {out }}$ or $\mathrm{C}_{\text {in }} \Rightarrow$ NO overflow!
- $\mathrm{C}_{\text {in }}$, and $\mathrm{C}_{\text {out }} \Rightarrow$ NO overflow!
- $C_{\text {in }}$, but no $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
- $C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


## What about overflow?

- Consider : 2-bit signed \# \& overflow:

$$
\begin{aligned}
& 10=-2+-2 \text { or }-1 \\
& 11=-1 \text { only } \\
& 00=0 \text { JOTHING! } \\
& 01=1 \text { only }
\end{aligned}
$$

- Overflows when...

- $C_{\text {in }}$, but nc $C_{\text {out }} \Rightarrow A, B$ both $>0$, overflow!
- $C_{\text {out }}$, but no $C_{\text {in }} \Rightarrow A, B$ both $<0$, overflow!


## overflow $=c_{n}$ XOR $c_{n-1}$

Extremely Clever Subtractor


