













ner 2009 © UC



Type of Circuits

- Synchronous Digital Systems are made up of two basic types of circuits: Combinational Logic (CL) circuits • Our previous adder circuit is an example. Output is a function of the inputs only. Similar to a pure function in mathematics, y = f(x). (No way to store information from one invocation to the next. No side effects)
- State Elements: circuits that store information.

mer 2009 © UCB

Uses for State Elements

First try...Does this work?

Cal

- 1. As a place to store values for some indeterminate amount of time:
 - Register files (like \$1-\$31 on the MIPS)
 - Memory (caches, and main memory)
- 2. Help control the flow of information between combinational logic blocks.
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.

u. Summer 2009 © UCB











Feedback Nope! Reason #1... What is there to control the next iteration of the 'for' loop? Reason #2... How do we sav: 's=0'? Cal





Recap of Timing Terms

Cal

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable before the rising edge of the CLK
- Hold Time when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge
- Flip-flop one bit of state that samples every rising edge of the CLK
- Register several bits of state that samples on rising edge of CLK or on LOAD













Administrivia	
 Project 2 due Friday @ 11:59 PM 	
• Midterm 7/20 (Monday) in class	
CS61CL L08 State Elements, Combinational Logic (27)	Tu, Summer 2009 © UCB

















Boolean Algebra
George Boole, 19 th Century mathematician
Developed a mathematical system (algebra) involving logic
later known as "Boolean Algebra"
 Primitive functions: AND, OR and NOT
 The power of BA is there's a one-to-one correspondence between circuits made up of AND, OR and NOT gates and equations in BA
$harphi$ + means OR, • means AND, $\overline{\mathbf{x}}$ means NOT
CS61CL L08 State Elements, Combinational Logic (36) Tu, Summer 2009 @ UCB

Laws of Bo	oolean Algebra	
$\begin{array}{c} x \cdot \overline{x} = 0 \\ x \cdot 0 = 0 \\ x \cdot 1 = x \\ x \cdot x = x \\ x \cdot y = y \cdot x \\ (xy)z = x(yz) \\ x(y+z) = xy + xz \\ xy + x = x \\ \overline{x \cdot y} = \overline{x} + \overline{y} \end{array}$	$\begin{array}{c} x+\overline{x}=1\\ x+1=1\\ x+0=x\\ x+x=x\\ (x+y)+z=x+(y+z)\\ x+yz=(x+y)(x+z)\\ (x+y)x=x\\ (x+y)x=x\\ (x+y)=\overline{x}\cdot\overline{y} \end{array}$	 complementarity – laws of 0's and 1's identities idempotent law commutativity associativity distribution uniting theorem DeMorgan's Law
CS61CL L08 State Elements, C	rombinational Logic (37)	Tu, Summer 2009 © UCB































Cal

- ISA is very important abstraction layer
 Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- •Two types of circuits:
 - Stateless Combinational Logic (&,I,~)
 - State circuits (e.g., registers)

Conclusion

- State elements are used to:
 - Build memories

B

32

(ins

ALU

132

- Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers

Arithmetic and Logic Unit

 Most processors contain a special logic block called "Arithmetic and Logic Unit" (ALU)

• We'll show you an easy one that does

ADD, SUB, bitwise AND, bitwise OR

when S=00, R=A+B

when S=01, R=A-B

when S=10, R=A AND B

when S=11, R=A OR B

- Clocks tell us when D-flip-flops change
 Setup and Hold times important
- Finite State Machines extremely useful

Conclusion

- Pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
 - You'll see them again in 150, 152 & 164
- Use this table and techniques we learned to transform from 1 to another



Conclusion

Cal

- · Use muxes to select among input
 - S input bits selects 2^S inputs
 - · Each input can be n-bits wide, indep of S
- Can implement muxes hierarchically
- ALU can be implemented using a mux • Coupled with basic block elements

Tu Summer 2009 © UCB

 Chips is composed of nothing but transistors and wires. Small groups of transistors form useful building blocks. '1" (voltage source) a b С 0 0 1 0 1 1 NAND 0 1 1 1 1 0 Block are organized in a hierarchy to build higher-level blocks: ex: adders. Cal

Transistor Circuit Rep. vs. Block diagram



Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation













	TT Example #3: 32-bit unsigned adder					
_	А	В	С			
-	000 0	000 0	000 00			
	000 0	000 1	000 01			
	•	•	· How			
	•	•	. Many Rows?			
	•	•	•			
	111 1	111 1	111 10			
G	CS81CL L08 State Flements Comb	instignal Logic (65)	Tu, Summer 2009 © UCB			

TT Example	e #3:	3-in	put	majority circuit
	а	b	c	У
	0	0	0	0
	0	0	1	0
	0	1	0	0
	0	1	1	1
	1	0	0	0
	1	0	1	1
	1	1	0	1
C	1	1	1	1
CS61CL L08 State Elements, Co	mbinational Lo	gic (66)		Tu, Summer 2009 © UC





• Truth-table, then	Look at breaking the
form, then minimize	smaller pieces that
and implement as	we can cascade or
we've seen before	hierarchically layer











What about overflow? Consider a 2-bit signed # & overflow:
$\cdot 10 = -2 + -2 \text{ or } -1$
•11 = $-1 + -2$ only $b_1 a_1 a_2$
$\cdot 00 = 0$ NOTHING!
$\cdot 01 = 1 + 1 \text{ only} + + + + + + + + + + + + + + + + + + +$
• Highest adder
• $C_1 = Carry-in = C_{in}, C_2 = - \frac{S_i}{2}, - \frac{S_i}{2}$
• No C_{out} or $C_{in} \Rightarrow NO$ overflow!
What C_{in} , and $C_{out} \Rightarrow NO$ overflow!
$\circ C_{in}$, but no $C_{out} \Rightarrow A,B$ both > 0, overflow!
• C_{out} , but no $C_{in} \Rightarrow A,B$ both < 0, overflow!
CSTICL LOB State Elements, Combinational Logic (74) Tu, Summer 2009 © UCB

