

| Review  |   |   |
|---|---|---|
| •We can impleme<br>slt \$t0 \$s<br>bne \$t0 \$0                           | ent < using<br>s0 \$s1<br>) True                                |   |
| • How do we impl  | lement >, $\leq$ and $\geq$ ?                                   |   |
| • We could add 3<br>• MIPS goal: Sim                                      | more instructions, but<br>pler is Better                        | : |
| <ul> <li>Can we implement<br/>instructions using<br/>branches?</li> </ul> | ent ≥ in one or more<br>ing just slt and<br>(a ≥ b) is !(a < b) |   |
| What about >?   | (a > b) is (b < a)  |   |
| · What about ≤?   | (a ≤ b) is !(b < a)   |   |



### Administrivia

Cal

CS61CL L03 MIPS II:

CS61CL L03 MIPS II:

- Final exam @ 9am instead of 9:30
- hw1, hw2, hw3 will be graded this week • Your grade will be emailed by autograder

| Review   |   |
|--|---|
| R-type instructions                                    | Flow Control  |
| • add \$s0 \$s1 \$s2                                   | • j Label   |
| • sub \$t0 \$t1 \$t2                                   | <ul> <li>beq \$t0 \$t1 Label</li> </ul>                                 |
| • Immediates<br>• addi <mark>\$s0 \$s1</mark> 24       | <ul> <li>• bne \$s0 \$s1 Label</li> <li>• slt \$t0 \$t1 \$t2</li> </ul> |
| • Memory   |   |
| BYTE addressed   |   |
| • 1 word = 4 bytes =                                   | = 32bits  |
| • lw <mark>\$t0</mark> 4( <mark>\$s1</mark> ) # 4 + \$ | s1 must be divisible by 4   |
| • sb \$t1 0(\$s2)                                      |   |
| CS61CL L03 MIPS II: Procedures, Representation (3)     | Huddleston, Summer 2009 © UC  |

mer 2009 © UCB

| C functions   |  |
|---|--|
| <pre>main() {     int i,j,k,m;      m = mult(j,k);     m = mult(i,i); }</pre>   | What information must<br>compiler/programmer<br>keep track of? |
| <pre>/* really dumb mult function</pre>   | */   |
| <pre>int mult (int mcand, int mliv<br/>int product = 0;<br/>while (mlier &gt; 0) {<br/>product = product + mcand;<br/>mlier = mlier -1; }<br/>return product;<br/>}</pre> | ez) (<br>What instructions can<br>accomplish this?             |
| CS61CL L03 MIPS II: Procedures, Representation (5)  | Huddleston, Summer 2009 © U                                    |

r 2009 © UCB

| ) |
|---|
|   |

| •Registers play<br>keeping track of<br>function calls. | ekkeeping<br>a major role in<br>f information for |
|--|---|
| <ul> <li>Register conve</li> </ul>                     | ntions:   |
| <ul> <li>Return address</li> </ul>                     | \$ra  |
| <ul> <li>Arguments</li> </ul>                          | \$a0, \$a1, \$a2, \$a3                            |
| <ul> <li>Return value</li> </ul>                       | \$v0, \$v1  |
| <ul> <li>Local variables</li> </ul>                    | \$s0, \$s1, , \$s7                                |
| •The stack is also                                     | used; more later.                                 |

| Instruction Support  | or Functions (3/4)  |
|--|---|
| <pre> sum(a,b); /* a, } int sum(int x, int y) C return x+y; } address (shown in decimal)</pre>   | b:\$s0,\$s1 */<br>{   |
| M 1000<br>I 1004<br>I 1008<br>P 2000<br>S 2004<br>S 2004<br>M In MII<br>bytes<br>just<br>show<br>the<br>Castol Ldd MPS I: Procedures, Representation (9) | PS, all instructions are 4<br>, and stored in memory<br>like data. So here we<br>the addresses of where<br>programs are stored. |



### **Nested Procedures**

Cal

Cal

CS61CL L03 MIPS II: Procedures, R

```
int sumSquare(int x, int y) {
   return mult(x,x) + y;
}
```

- Something called sumSquare, now sumSquare is calling mult.
- So there's a value in \$ra that sumSquare wants to jump back to, but this will be overwritten by the call to mult.
- Need to save sumSquare return address before call to mult.

### Using the Stack (1/2)

- So we have a register \$sp which always points to the last used space in the stack.
- To use stack, we decrement this pointer by the amount of space we need and then fill it with info.
- So, how do we compile this?

```
int sumSquare(int x, int y) {
  return mult(x,x)+ y;
```

Huddleston, Summer 2009 © UCB

}

CS61CL L03 MIPS II: Pro

Cal

Cal

Huddleston, Summer 2009 © UCB

| Using     | the Stack (2/2)   |  |
|-----------|---|--|
| • Hand    | d-compile int sums<br>return                              | <pre>Square(int x, int y) { cn mult(x,x)+ y;</pre> |
| sumSqu    | lare:   |  |
| "push"    | addi \$sp,\$sp,-8<br>sw \$ra, 4(\$sp)<br>sw \$a1, 0(\$sp) | # space on stack<br># save ret addr<br># save y    |
|           | add \$a1,\$a0,\$ze:<br>jal mult                           | ro # mult(x,x)<br># call mult                      |
|           | lw \$a1, 0(\$sp)<br>add \$v0,\$v0,\$a1                    | # restore y<br># mult()+y                          |
| "pop"     | lw \$ra, 4(\$sp)<br>addi \$sp,\$sp,8<br>jr \$ra           | # get ret addr<br># restore stack                  |
| CS61CL L0 | 3 MIPS II: Procedures, Representation (13)                | Huddleston, Summer 2009 © UCB                      |

### **Register Conventions (1/4)**

• Calle<sup>R</sup>: the calling function

al

CS61CL L03 MIPS II: Proced

- CalleE: the function being called
- When callee returns from executing, the caller needs to know which registers may have changed and which are guaranteed to be unchanged.
- Register Conventions: A set of generally accepted rules as to which registers will be unchanged after a procedure call (jal) and which may be changed.

| <b>Basic Structure of a Function</b>  |                             |
|---|-----------------------------|
| entry label:<br>addi <mark>\$sp,\$sp</mark> , -framesize<br>sw \$ra, framesize-4(\$sp) # save \$r<br>save other regs if need be | a                           |
|   | memory                      |
| <pre>restore other regs if need be<br/>lw \$ra, framesize-4(\$sp)  # restore<br/>addi \$sp,\$sp, framesize<br/>jr \$ra</pre>    | Şra                         |
| CS61CL L03 MIPS II: Procedures, Representation (14)   | Huddleston, Summer 2009 © U |



### **Register Conventions (2/4) – saved**

- \$0: No Change. Always 0.
- \$s0-\$s7: Restore if you change. Very important, that's why they're called <u>saved</u> registers. If the <u>callee</u> changes these in any way, it must restore the original values before returning.
- \$sp: Restore if you change. The stack pointer must point to the same place before and after the jal call, or else the caller won't be able to restore values from the stack.

| Register Conventions (3/4) – volatile   |
|---|
| • \$ra: Can Change. The jal call itself will change this register. <u>Caller</u> needs to save on stack if nested call.   |
| • \$v0-\$v1: Can Change. These will contain the new returned values.  |
| <ul> <li>\$a0-\$a3: Can change. These are volatile<br/>argument registers. <u>Caller</u> needs to save if<br/>they are needed after the call.</li> </ul>  |
| <ul> <li>\$±0-\$±9: Can change. That's why they're<br/>called temporary: any procedure may<br/>change them at any time. <u>Caller</u> needs to<br/>save if they'll need them afterwards.</li> </ul> |

### **Register Conventions (4/4)**

What do these conventions mean?

- If function R calls function E, then function R must save any temporary registers that it may be using onto the stack before making a jal call.
- Function E must save any S (saved) registers it intends to use before clobbering their values and restore the contents before returning
- Remember: caller/callee need to save only temporary/saved registers they are using, not all registers.

| CS61CL L03 MIPS               | II: Procedures, Representation          | (19)  | Huddleston, Summer 2009 © UCB              |
|-------------------------------|---|---|--|
| 01C Lev                       | els of Rep                              | resentation   | (abstractions)                             |
| High Leve<br>Progra           | l Language<br>im (e.g., C)              | <pre>temp = v[k];<br/>v[k] = v[k+1];<br/>v[k+1] = temp;</pre>   |  |
| Assembly                      | Compiler<br>/ Language<br>m (e.g.,MIPS) | <pre>v[k+1] = temp;<br/>lw \$t0, 0(\$s2)<br/>lw \$t1, 4(\$s2)</pre>   |  |
| Machine<br>Progr              | Assembler<br>Language<br>'am (MIPS)     | sw         \$t1, 0(\$s2)           sw         \$t0, 4(\$s2)           0000 1001 1100 0110           1010 1111 0101 1000 | 1010 1111 0101 1000<br>0000 1001 1100 0110 |
| Machine<br>terpretation       |   | 1100 0110 1010 1111<br>0101 1000 0000 1001  | 0101 1000 0000 1001<br>1100 0110 1010 1111 |
| rdware Archi<br>(e.g., bl     | tecture Descriptic<br>ock diagrams)     | Dn Register   | File                                       |
| Architecture<br>Implementatio | n                                       |   |  |
| ogic Circuit D<br>Schema      | escription (Circui<br>itic Diagrams)    |   | <u> </u>                                   |
| CS61CL L03 MIPS               | II: Procedures, Representation          | (22)  | Huddleston, Summer 2009 © UCB              |

### **Instruction Formats**

- I-format: used for instructions with immediates, 1w and sw (since offset counts as an immediate), and branches (beg and bne),
  - (but not the shift instructions; later)
- J-format: used for j and jal
- R-format: used for all other instructions
- It will soon become clear why the instructions have been partitioned in this way. al

|                   |              | P             | reserve |
|-------------------|--------------|---------------|---------|
| The constant 0    | \$0          | \$zero        | n/a     |
| Used by Assembler | \$1          | \$at          | n/a     |
| Return Values     | \$2-\$3      | \$v0-\$v1     | no      |
| Arguments         | \$4-\$7      | \$a0-\$a3     | no      |
| Temporary         | \$8-\$15     | \$t0-\$t7     | no      |
| Saved             | \$16-\$23    | \$s0-\$s7     | yes     |
| More Temporary    | \$24-\$25    | \$t8-\$t9     | no      |
| Used by Kernel    | \$26-27      | \$k0-\$k1     | n/a     |
| Global Pointer    | \$28         | \$gp          | yes     |
| Stack Pointer     | \$29         | \$sp          | yes     |
| Frame Pointer     | \$30         | \$fp          | yes     |
| Return Address    | \$31         | \$ra          | no      |
| (From (           | COD green in | nsert)        |         |
| Use names for     | reaisters a  | ode is cleare | er!     |

| Instructions as Numbers (1/2)  |
|--|
| <ul> <li>Currently all data we work with is in<br/>words (32-bit blocks):</li> </ul> |
| <ul> <li>Each register is a word.</li> </ul>   |

CS61CL L03 MIDS II- Pre

Cal

- · Iw and sw both access memory one word at a time.
- So how do we represent instructions?
  - Remember: Computer only understands 1s and 0s, so "add \$t0,\$0,\$0" is meaningless.
  - MIPS wants simplicity: since data is in words, make instructions be words too

| R-Format Instructions (1/5)  |                      |         |         |         |       |  |
|--|----------------------|---------|---------|---------|-------|--|
| • Define "fields" of the following<br>number of bits each: 6 + 5 + 5 + 5 + 5 +<br>6 = 32   |                      |         |         |         |       |  |
| 6  | 5                    | 5       | 5       | 5       | 6     |  |
| • For s  | implici <sup>.</sup> | ty, eac | h field | has a r | name: |  |
| opcode   | rs                   | rt      | rd      | shamt   | funct |  |
| Important: On these slides and in book,<br>each field is viewed as a 5- or 6-bit unsigned<br>integer, not as part of a 32-bit integer. |                      |         |         |         |       |  |
| number 0-31, while 6-bit fields can represent any any number 0-63.   |                      |         |         |         |       |  |
| -0   |                      |         |         |         |       |  |

### "New" Registers

Cal

CS61CL L03 MIDS II- Dr

r 2009 © UCB

- \$at: may be used by the assembler at any time: unsafe to use
- \$k0-\$k1: may be used by the OS at
  any time; unsafe to use
- \$gp, \$fp: don't worry about them
- Note: Feel free to read up on \$gp and \$fp in Appendix A, but you can write perfectly good MIPS code without them.

ton, Summer 2009 © UCB

| _   | Instructions as Numbers (2/2)   |                            |
|-----|---|----------------------------|
|     | • One word is 32 bits, so divide instruction word into "fields".  |                            |
|     | <ul> <li>Each field tells processor some<br/>about instruction.</li> </ul>  | ething                     |
|     | <ul> <li>We could define different fields<br/>each instruction, but MIPS is basic<br/>simplicity, so define 3 basic typ<br/>instruction formats:</li> </ul> | s for<br>ased on<br>pes of |
|     | • R-format  |                            |
|     | • I-format  |                            |
| Cal | • J-format  |                            |
| _   |   |                            |

| <b>R-Format Instructions (2/5)</b>  |       |
|---|-------|
| What do these field integer values us?  | tell  |
| <ul> <li>opcode: partially specifies what<br/>instruction it is</li> </ul>                      |       |
| <ul> <li>Note: This number is equal to 0 for all<br/>Format instructions.</li> </ul>            | R-    |
| <ul> <li>funct: combined with opcode, this<br/>number exactly specifies the instruct</li> </ul> | tion  |
| • Question: Why aren't opcode and funct a single 12-bit field?                                  |       |
| <ul> <li>We'll answer this later.</li> </ul>  |       |
| el  | 0.000 |

### **R-Format Instructions (3/5)**

### • More fields:

CS61CL L03 MIPS II: Procedures, Renn

Cal

Cal

al

• <u>rs</u> (Source Register): *generally* used to specify register containing first operand

• <u>rt</u> (Target Register): *generally* used to specify register containing second operand (note that name is misleading)

• <u>rd</u> (Destination Register): <u>generally</u> used to specify register which will receive result of computation

## R-Format Example (1/2) • MIPS Instruction: add \$8,\$9,\$10 opcode = 0 (look up in table in book) funct = 32 (look up in table in book) rd = 8 (destination) rs = 9 (first operand) rt = 10 (second operand)

shamt = 0 (not a shift)

### I-Format Instructions (2/4)

• Define "fields" of the following number of bits each: 6 + 5 + 5 + 16 = 32 bits

| 6   | 5  | 5  | 16        |
|---|----|----|-----------|
| <ul> <li>Again, each field has a name:</li> </ul> |    |    |           |
| opcode  | rs | rt | immediate |
|   |    |    |           |

• Key Concept: Only one field is inconsistent with R-format. Most importantly, opcode is still in same location.

### **R-Format Instructions (4/5)**

Notes about register fields:

Cal

Cal

- Each register field is exactly 5 bits, which means that it can specify any unsigned integer in the range 0-31. Each of these fields specifies one of the 32 registers by number.
- The word "generally" was used because there are exceptions that we'll see later. E.g.,
- mult and div have nothing important in the rd field since the dest registers are hi and lo
- mfhi and mflo have nothing important in the rs and rt fields since the source is determined by the instruction (p. 264 P&H)
- CS61CL L03 MIPS II: Procedures, Representation (29) Ruddleston, Summer 2009 © UCB

| I   | R-Format Example (2/2)                  |                       |                    |            |           |                          |
|---|---|-----------------------|--------------------|------------|-----------|--------------------------|
| • [   | MIPS                                    | Instru                | ction:             |            |           |                          |
|   | add                                     | \$8,\$                | \$9,\$10           |            |           |                          |
|   | Decir                                   | nal numb              | er per fie         | eld repres | sentation | :                        |
|   | 0                                       | 9                     | 10                 | 8          | 0         | 32                       |
| ,   | Binary number per field representation: |                       |                    |            |           |                          |
| 00  | 0000                                    | 01001                 | 01010              | 01000      | 00000     | 100000                   |
| hex representation: 012A 4020 <sub>hex</sub><br>decimal representation: 19,546,144 <sub>ten</sub><br>Called a <u>Machine Language Instruction</u> |   |                       |                    |            |           |                          |
| Cal   | CR61CI 1021                             | IIDS II: Procedures D | enverentation (32) |            |           | Huddleston Summer 2009 @ |

### I-Format Instructions (3/4)

### • What do these fields mean?

- opcode: same as before except that, since there's no funct field, opcode uniquely specifies an instruction in I-format
- This also answers question of why R-format has two 6-bit fields to identify instruction instead of a single 12-bit field: in order to be consistent as possible with other formats while leaving as much space as possible for immediate field.
- rs: specifies a register operand (if there is one)
- <u>rt</u>: specifies register which will receive result of computation (this is why it's called the *target* register "rt") or other operand for some instructions.

### **R-Format Instructions (5/5)**

- Final field:
  - <u>shamt</u>: This field contains the amount a shift instruction will shift by. Shifting a 32-bit word by more than 31 is useless, so this field is only 5 bits (so it can represent the numbers 0-31).
  - This field is set to 0 in all but the shift instructions.
- For a detailed description of field usage for each instruction, see green insert in COD

CS61CL L03 MIPS II: Procedures, Representation (30)

Huddleston, Summer 2009 © UCB

### I-Format Instructions (1/4) What about instructions with immediates? 5-bit field only represents numbers up to the value 31: immediates may be much larger than this Ideally, MIPS would have only one instruction format (for simplicity): unfortunately, we need to compromise Define new instruction format that is

- Define new instruction format that is partially consistent with R-format:
  - First notice that, if instruction has immediate, then it uses at most 2 registers. Solution 101 Muddedoe. Summer 2009 0 UCC

### I-Format Instructions (4/4)

- The Immediate Field:
  - addi, slti, sltiu, the immediate is sign-extended to 32 bits. Thus, it's treated as a signed integer.
  - 16 bits → can be used to represent immediate up to 2<sup>16</sup> different values
  - This is large enough to handle the offset in a typical lw or sw, plus a vast majority of values that will be used in the slti instruction.
  - If immediate is larger, must be split into multiple instructions (more on this in the bonus slides)

### I-Format Example (1/2)

Cal

Cal

• MIPS Instruction: addi \$21,\$22, 50 opcode = 8 (look up in table in book) rs = 22 (register containing operand) rt = 21 (target register) immediate = 50 (the immediate)

### Branches: PC-Relative Addressing (2/5)

• How do we typically use branches?

- Answer: if-else, while, for
- Loops are generally small: usually up to 50
  instructions
- Function calls and unconditional jumps are done using jump instructions (j and jal), not the branches.
- Conclusion: may want to branch to anywhere in memory, but a branch often changes PC by a small amount

### **Branches: PC-Relative Addressing (5/5)**

Branch Calculation:

• If we don't take the branch:

**PC = PC + 4** # (address of next instruction)

• If we do take the branch:

### PC = (PC + 4) + (immediate \* 4)

- Observations
  - Immediate field specifies the number of words to jump, which is simply the number of instructions to jump.
  - Immediate field can be positive or negative.

Due to hardware, add immediate to (PC+4), not to PC; will be clearer why later in course

### I-Format Example (2/2) • MIPS Instruction: addi \$21,\$22,-50 Decimal/field representation: 8 22 21 -50 Binary/field representation: 001000 10110 10101 11111111001110 hexadecimal representation: 22D5 FFCE<sub>hex</sub> decimal representation: 584,449,998<sub>ten</sub>

### Branches: PC-Relative Addressing (3/5)

Solution to branches in a 32-bit instruction: PC-Relative Addressing

Cal

Cal

CS61CL L03 MIPS II: Procedures Re

- Let the 16-bit immediate field be an integer to be *added* to the PC if we take the branch.
- Now we can branch ± 2<sup>15</sup> bytes from the PC, which should be enough to cover almost any loop.
- Any ideas to further optimize this?

Branch Example (1/3)

• MIPS Code:
Loop: beq \$9,\$0,End
addu \$8,\$8,\$10
addiu \$9,\$9,-1
j Loop
End:
• beq branch is I-Format:
opcode = 4 (look up in table)
rs = 9 (first operand)
rt = 0 (second operand)

immediate = ???

| Branches: PC-Belative Addressing (1/5)  |   |           |                |  |  |
|---|---|-----------|----------------|--|--|
| Diane   | Branchool i o Honarto Addrosoning (170) |           |                |  |  |
| • Use I-Fo  | ormat                                   |           |                |  |  |
| opcode  | rs                                      | rt        | immediate      |  |  |
| • opcode  | specifie                                | s beq or  | bne            |  |  |
| • rs and  | rt <b>spec</b> i                        | fy regist | ers to compare |  |  |
| What ca   | an imme                                 | diate spe | cify?          |  |  |
| • imme  | ediate İ                                | s only 16 | 6 bits         |  |  |
| <ul> <li>PC (Program Counter) has byte address of<br/>current instruction being executed;<br/>32-bit pointer to memory</li> </ul> |   |           |                |  |  |
| <ul> <li>So immediate cannot specify entire address to<br/>branch to.</li> </ul>  |   |           |                |  |  |
| CS5 ICL L03 MIPS II: Procedures, Representation (29) Huddleston, Summer 2009 @ UC   |   |           |                |  |  |
|   |   |           |                |  |  |

## Branches: PC-Relative Addressing (4/5) Note: Instructions are words, so they're word aligned (byte address is always a multiple of 4, which means it ends with 00 in binary). So the number of bytes to add to the PC will always be a multiple of 4. So specify the immediate in words. Now, we can branch ± 2<sup>15</sup> words from the PC (or ± 2<sup>17</sup> bytes), so we can handle loops 4 times as large.

| Branch Example (2/3)   |                           |   |                               |  |
|--|---------------------------|---|-------------------------------|--|
| • MIPS Co  | ode:                      |   |                               |  |
| Loop:<br>End:  | beq<br>addu<br>addiu<br>j | \$9,\$0, <b>End</b><br>\$8,\$8,\$10<br>\$9,\$9,-1<br>Loop |                               |  |
| • immediate Field:   |                           |   |                               |  |
| <ul> <li>Number of instructions to add to (or<br/>subtract from) the PC, starting at the<br/>instruction <i>following</i> the branch.</li> </ul> |                           |   |                               |  |
| In this case, immediate = 3  |                           |   |                               |  |
| CS61CL L03 MIPS II:  | Procedures, Represent     | ation (45)  | Huddleston, Summer 2009 © UCB |  |



### J-Format Instructions (3/5) • For now, we can specify 26 bits of the 32-bit bit address. • Optimization: • Note that, just like with branches, jumps will only jump to word aligned addresses, so last two bits are always 00 (in binary). • So let's just take this for granted and not even specify them.

"And in Conclusion..."

Cal

- Functions called with jal, return with jr \$ra.
- The stack is your friend: Use it to save anything you need. Just leave it the way you found it!
- Instructions we know so far...

Arithmetic: add, addi, sub, addu, addiu, subu Memory: lw, sw, lb, sb

Decision: beq, bne, slt, slti, sltu, sltiu Unconditional Branches (Jumps): j, jal, jr

Registers we know so far

• All of them!

### J-Format Instructions (1/5)

- For branches, we assumed that we won't want to branch too far, so we can specify *change* in PC.
- For general jumps (j and jal), we may jump to *anywhere* in memory.
- Ideally, we could specify a 32-bit memory address to jump to.
- Unfortunately, we can't fit both a 6-bit opcode and a 32-bit address into a single 32-bit word, so we compromise.

### J-Format Instructions (4/5)

CS61CL L03 MIPS II: Procedures, Repu

- Now specify 28 bits of a 32-bit address
- Where do we get the other 4 bits?
  - By definition, take the 4 highest order bits from the PC.
  - Technically, this means that we cannot jump to *anywhere* in memory, but it's adequate 99.9999...% of the time, since programs aren't that long
    - only if straddle a 256 MB boundary
  - If we absolutely need to specify a 32-bit address, we can always put it in a register and use the jr instruction.

Cal

Cal

### In conclusion

### • MIPS Machine Language Instruction: 32 bits representing a single instruction

| R | opcode | rs             | rt | rd | shamt   | funct |
|---|--------|----------------|----|----|---------|-------|
|   | opcode | rs             | rt | iı | mmediat | te    |
| J | opcode | target address |    |    |         |       |

- Branches use PC-relative addressing, Jumps use absolute addressing.
- Disassembly is simple and starts by decoding opcode field. (more in a week)

### J-Format Instructions (2/5)

• Define two "fields" of these bit widths:

6 bits 26 bits

• As usual, each field has a name:

| opcode | target | addres |
|--------|--------|--------|
|        |        |        |

### Key Concepts

CS61CL L03 MIPS II: Procedures, Re

Cal

- Keep opcode field identical to R-format and I-format for consistency.
- Collapse all other fields to make room for large target address.

Huddleston. Summer 2009 © UCB

### J-Format Instructions (5/5) • Summary: • New PC = { PC[31..28], target address, 00 } • Understand where each part came from! • Note: { , , } means concatenation { 4 bits , 26 bits , 2 bits } = 32 bit address • { 1010, 1111111111111111111111111100 } = 1010111111111111111111111111111100 } • Note: Book uses II

### **Bonus slides**

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation







### Parents leaving for weekend analogy (2/5)

- Kid now "owns" rooms (registers)
- Kid wants to use the saved rooms for a wild, wild party (computation)
- What does kid (callee) do?
  - Kid takes what was in these rooms and puts them in the garage (memory)
  - Kid throws the party, trashes everything (except garage, who ever goes in there?)
  - Kid restores the rooms the parents wanted saved after the party by replacing the items from the garage (memory) back into those saved rooms







## Parents leaving for weekend analogy (1/5) Parents (main) leaving for weekend They (caller) give keys to the house to kid (callee) with the rules (calling conventions): You can trash the temporary room(s), like the den and basement (registers) if you want, we don't care about it <u>BUT</u> you'd better leave the rooms (registers) that we want to save for the guests untouched. "these rooms better look the same when we return!"

### Parents leaving for weekend analogy (3/5)

- Same scenario, except before parents return and kid replaces saved rooms...
- Kid (callee) has left valuable stuff (data) all over.
  - Kid's friend (another callee) wants the house for a party when the kid is away
  - Kid knows that friend might trash the place destroying valuable stuff!

Cal

• Kid remembers rule parents taught and now becomes the "heavy" (caller), instructing friend (callee) on good rules (conventions) of house. Parents leaving for weekend analogy (4/5)
If kid had data in temporary rooms (which were going to be trashed), there are three options:

Move items directly to garage (memory)

- Move items to saved rooms whose contents have already been moved to the garage (memory)
- Optimize lifestyle (code) so that the amount you've got to shlep stuff back and forth from garage (memory) is minimized.
- Mantra: "Minimize register footprint"

• Otherwise: "Dude, where's my data?!"

Huddleston, Summer 2009 © UCI



- Friend now "owns" rooms (registers)
- Friend wants to use the saved rooms for a wild, wild party (computation)
- What does friend (callee) do?

al

- Friend takes what was in these rooms and puts them in the garage (memory)
- Friend throws the party, trashes everything (except garage)
- Friend restores the rooms the kid wanted saved after the party by replacing the items from the garage (memory) back into those saved rooms
   Sunter 2009 0108

| <ul> <li>Now, let's transla</li> </ul>                                 | ate this to MIPS!                                      |
|--|--|
| <ul> <li>You will need spa<br/>on the stack</li> </ul>                 | ace for three words                                    |
| •The function will   | use one \$s register,                                  |
| \$s0   |  |
| \$s0<br>∙Write the Prolog।   | ue:  |
| \$s0<br>•Write the Prologu<br>addi \$sp, \$sp, -12                     | UC:<br>#Space for three words                          |
| \$s0<br>•Write the Prologu<br>addi \$sp, \$sp, -12<br>sw \$ra, 8(\$sp) | UC:<br>#Space for three words<br># Save return address |

| Example: Fibonacci Numbers 6/8   |
|--|
| ° Almost there, but be careful, this part is tricky!                             |
| <pre>int fib(int n) {</pre>  |
| return (fib( $n - 1$ ) + fib( $n - 2$ ));  |
| addi \$a0, \$a0, -1 #\$a0=n-1  |
| sw \$a0,0(\$sp) # Need \$a0 after jal  |
| jal fib # fib(n-1)   |
| <pre>lw \$a0, 0(\$sp) # restore \$a0</pre>                                       |
| addi \$a0, \$a0, -1 # \$a0 = n - 2   |
| CS51CL L03 MIPS II: Procedures, Representation (70) Huddleston, Summer 2009 9 UC |



# Example: Fibonacci Numbers 2/8 • Rewriting this in C we have: int fib(int n) { if(n == 0) { return 1; } if(n == 1) { return 1; } return (fib(n - 1) + fib(n - 2)); }

| Example: Fibonacci Numbers 4/8 |                          |  |
|--------------------------------|--------------------------|--|
| ° Now write the Epilogue:      |                          |  |
| fin:                           |                          |  |
| lw \$s0, 4(\$sp)               | # Restore \$s0           |  |
| lw \$ra, 8(\$sp)               | # Restore return address |  |
| addi \$sp, \$sp, 12            | # Pop the stack frame    |  |
| jr \$ra                        | # Return to caller       |  |
|                                |                          |  |
|                                |                          |  |

Cal

| Example: Fibonacci Numbers 5/8   |                               |  |  |  |  |
|--|-------------------------------|--|--|--|--|
| ° Finally, write the body. The C code is below. Start by translating the lines indicated in the comments |                               |  |  |  |  |
| <pre>int fib(int n) {</pre>  |                               |  |  |  |  |
| addi \$v0, \$zero, 1   | # \$v0 = 1                    |  |  |  |  |
| beq \$a0, \$zero, fin  | #                             |  |  |  |  |
| addi \$t0, \$zero, 1   | # \$t0 = 1                    |  |  |  |  |
| beq \$a0, \$t0, fin  | #                             |  |  |  |  |
| Continued on next slide  |                               |  |  |  |  |
| CSETCL LB3 MIPS II: Procedures, Representation (69)  | Huddleston, Summer 2009 © UCB |  |  |  |  |

|   | Example: Fibonacci Numbers 7/8                     |
|---|--|
|   | ° Remember that \$vo is caller saved!              |
|   | <pre>int fib(int n) {</pre>                        |
|   | return $(fib(n-1) + fib(n-2));$                    |
|   | add \$s0, \$v0, <b>#₽ŧace</b> fib(n - 1)           |
|   | # somewhere it won't get                           |
|   | # clobbered  |
|   | <b>jal fib #</b> fib(n - 2)                        |
|   | add \$v0, \$v0,# <b>\$v0</b> = fib(n-1) + fib(n-2) |
| 2 | To the epilogue and beyond                         |

| Example: Fibonacci Numbers 8/8 |   |  |  |  |  |  |
|--------------------------------|---|--|--|--|--|--|
|                                | ° Here's the complete code for reference:   |  |  |  |  |  |
| fib:                           | addi \$sp, \$sp, -12<br>sw \$ra, 8(\$sp)<br>sw \$s0, 4(\$sp)<br>addi \$v0, \$zero, 1<br>beq \$a0, \$zero, 1<br>beq \$a0, \$zero, 1<br>beq \$a0, \$t0, fin<br>addi \$a0, \$a0, -1<br>sw \$a0, 0(\$sp)<br>jal fib | <pre>lw \$a0, 0(\$sp) addi \$a0, \$a0, -1 add \$s0, \$v0, \$zero jal fib add \$v0, \$v0, \$s0 fin: lw \$s0, 4(\$sp) lw \$ra, 8(\$sp) addi \$sp, \$sp, 12 jr \$ra</pre> |  |  |  |  |
| w,                             | S61CL L03 MIPS II: Procedures, Representation (72)  | Huddleston, Summer 2009 © UCB  |  |  |  |  |
|                                |   |  |  |  |  |  |





### Big Idea: Stored-Program Concept

- Computers built on 2 key principles:
  - Instructions are represented as bit patterns - can think of these as numbers.
  - Therefore, entire programs can be stored in memory to be read or written just like data.
- Simplifies SW/HW of computer systems:

Cal

· Memory technology for data also used for programs

```
Bonus Example: Compile This (2/5)
   ___start:
  . . .
  add $a0,$s1,$0
                             \# arg0 = j
   add $a1,$s2,$0
                            \# arg1 = k
   jal mult
                            # call mult
   add $s0,$v0,$0
                             # i = mult()
    . . .
       add $a0,$s0,$0
                                # arg0 = i
       add $a1,$s0,$0
                                # arg1 = i
                               # call mult
       jal mult
      add $s3,$v0,$0
                               \# m = mult()
                        ••• main() {
                int i,j,k,@xit(* i-m:$s0-$s3 */
                      i = mult(j,k); ...
Cal
                      m = mult(i, i); ... \}
                                        Huddleston, Summer 2009 © UCB
```

n (74)

Bonus Example: Compile This (5/5)

• no jal calls are made from mult and we

don't need to save anything onto stack

temp registers are used for intermediate

registers, but would have to save the

 \$a1 is modified directly (instead of copying into a temp register) since we

result is put into \$v0 before returning

(could also have modified \$v0 directly)

don't use any saved registers, so we

calculations (could have used s

caller's on the stack.)

are free to change it

Notes:

Cal

| •main functi   | ion ends with a jump to   |
|--|---|
| to save \$ra   | onto stack  |
| <ul> <li>all variables</li> <li>saved regis</li> <li>save these</li> </ul> | s used in main function are<br>sters, so there's no need to<br>onto stack |
|  |   |
|  |   |

| <ul> <li>Big idea: stored program</li> </ul>   | 1                 |
|--|-------------------|
| <ul> <li>consequences of stored</li> </ul>   | program           |
| <ul> <li>Instructions as numbers</li> </ul>  |                   |
| <ul> <li>Instruction encoding</li> </ul>   |                   |
| <ul> <li>MIPS instruction format 1<br/>instructions</li> </ul>   | for Add           |
| MIPS instruction format format format format format for the second | for Immediat<br>s |

### Consequence #1: Everything Addressed

- Since all instructions and data are stored in memory, everything has a memory address: instructions, data words
  - · both branches and jumps use these
- C pointers are just memory addresses: they can point to anything in memory
  - · Unconstrained use of addresses can lead to nasty bugs; up to you in C; limits in Java
- One register keeps address of instruction being executed: "Program Counter" (PC)
  - · Basically a pointer to memory: Intel calls it Instruction Address Pointer, a better name

### **Consequence #2: Binary Compatibility**

- · Programs are distributed in binary form
  - · Programs bound to specific instruction set
  - Different version for Macintoshes and PCs
- New machines want to run old programs ("binaries") as well as programs compiled to new instructions
- Leads to "backward compatible" instruction set evolving over time
- Selection of Intel 8086 in 1981 for 1st IBM PC is major reason latest PCs still use 80x86 instruction set (Pentium 4); could still run program from 1981 PC today

al

CS61CL L03 MIPS II: P

### I-Format Problems (0/3)

### Problem 0: Unsigned # sign-extended?

•addiu, sltiu, sign-extends immediates to 32 bits. Thus, # is a "signed" integer.

### Rationale

al

addiu so that can add w/out overflow

- See K&R pp. 230, 305

- sltiu suffers so that we can have easy HW
- Does this mean we'll get wrong answers?
- Nope, it means assembler has to handle any unsigned immediate 2<sup>15</sup> ≤ n < 2<sup>16</sup> (i.e., with a 1 in the 15th bit and 0s in the upper 2 bytes) as it does for numbers that are too large. ⇒

Cost for numbers that are too large. ⇒ CS61CL L03 MIPS II: Procedures. Representation (82) Huddleston. Summ

### I-Format Problem (1/3)

### • Problem:

CONTRACT LOS MIDS II- DA

- Chances are that addi, 1w, sw and slti will use immediates small enough to fit in the immediate field.
- ....but what if it's too big?
- We need a way to deal with a 32-bit immediate in any I-format instruction.

### **Decoding Machine Language**

 How do we convert 1s and 0s to assembly language and to C code?

Machine language  $\Rightarrow$  assembly  $\Rightarrow$  C?

- For each 32 bits:
- 1. Look at opcode to distinguish between R-Format, J-Format, and I-Format.
- 2. Use instruction format to determine which fields exist.
- 3. Write out MIPS assembly code, converting each field to name, register number/name, or decimal/hex number.

4. Logically convert this MIPS code into valid C code. Always possible? Unique?

# instead, add a new instruction to help out • New instruction: lui register, immediate • stands for Load Upper Immediate • takes 16-bit immediate and puts these bits in the upper half (high order half) of the register • sets lower half to 0s CHICL LAD MP2 I. Procedures, Representation (4) Mediation, Burnner 2009 0 UCB Decoding Example (1/7) • Here are six machine language instructions in hexadecimal:

I-Format Problem (2/3)

Handle it in software + new instruction

Don't change the current instructions:

Solution to Problem:

- 00001025<sub>hex</sub> 0005402A<sub>hex</sub> 11000003<sub>hex</sub> 00441020<sub>hex</sub> 20A5FFFF<sub>hex</sub> 08100001<sub>hex</sub>
- Let the first instruction be at address  $4,194,304_{ten}$  (0x00400000<sub>hex</sub>).

• Next step: convert hex to binary

| Decodina | Example | (4/7) |  |
|----------|---------|-------|--|

• Fields separated based on format/opcode: Format:

| R  | 0 | 0         | 0 | 2 | 0  | 37 |
|----|---|-----------|---|---|----|----|
| R  | 0 | 0         | 5 | 8 | 0  | 42 |
| I. | 4 | 8         | 0 |   | +3 |    |
| R  | 0 | 2         | 4 | 2 | 0  | 32 |
| T. | 8 | 5         | 5 |   | -1 |    |
| J  | 2 | 1,048,577 |   |   |    |    |
|    |   |           |   |   |    |    |

 Next step: translate ("disassemble") to MIPS assembly instructions

### I-Format Problems (3/3)

• Solution to Problem (continued):

- So how does lui help us?
- · Example:

addiu \$t0,\$t0, 0xABABCDCD

...becomes

lui \$at 0xABAB ori \$at, \$at, 0xCDCD addu \$t0,\$t0,\$at

 Now each I-format instruction has only a 16bit immediate.

• Wouldn't it be nice if the assembler would this for us automatically? (later)

### **Decoding Example (2/7)**

 The six machine language instructions in binary:

• Next step: identify opcode and format





Cal

2009 © UCB

| Decoding Examp  | ole (5/7)  |  |
|---|--|--|
| <ul> <li>MIPS Assembly</li> </ul>   | y (Part 1):  |  |
| Address:<br>instructions:   | Assembly   |  |
| 0x004000<br>\$2,\$0,\$0<br>\$8,\$0,\$5<br>\$8,\$0,3<br>\$2,\$2,\$4<br>\$5,\$5,-1<br>0xBettor solution<br>meaningful MII<br>branch/jump ar | 000 or<br>0x00400004<br>0x00400008<br>0x0040000c<br>0x00400010<br>0x00400014<br>on: translate to 1<br>PS instructions<br>nd add labels, re | slt<br>beq<br>add<br>addi<br>j<br>more<br>(fix the<br>gisters) |
| CS61CL L03 MIPS II: Procedures, Representation  | on (91)  | Huddleston, Summer 2009 © UCE                                  |

### **Decoding Example (6/7)** • MIPS Assembly (Part 2): \$v0,\$0,\$0 or slt Loop: \$t0,\$0,\$a1 beq \$t0,\$0,Exit add \$v0,\$v0,\$a0 addi \$a1,\$a1,-1 • Next step: translate to C code Exit: (must be creative!) al

| Decoding Example  | (7/7)  |
|---|--|
| Before Hex:         • After C           \$v0:         \$v0:           00001025 <sub>hex</sub> \$a0:           0005402A <sub>hex</sub> \$a1:           11000003.         \$a1: | code (Mapping below)<br>product<br>multiplicand<br>multiplier                                |
| $\begin{array}{llllllllllllllllllllllllllllllllllll$  | <pre>duct = 0;<br/>multiplier &gt; 0) {<br/>duct += multiplicand;<br/>ciplier -= 1;</pre>    |
| or \$v0,\$0,\$0<br>Loop: slt \$t0,\$0,\$a1<br>beq \$t0,\$0,Exit<br>add \$v0,\$v0,\$a0<br>addi \$a1,\$a1,-1<br>j Loop<br>Evit:   | Demonstrated Big 61C<br>Idea: Instructions are<br>just numbers, code is<br>treated like data |
| Exit:   | Huddleston, Summer 2009 © UCB  |

### Administrivia

- Midterm is next week! Day and location are still TBA
  - Old midterms online (link at top of page)
  - · Lectures and reading materials fair game
  - Fix green sheet errors (if old book)
- Review session also TBA
- Project 2 is due March 5 at 11:59PM
  - That's Wednesday!
  - There was a file update. See spec page.

### **Example Pseudoinstructions**

### Register Move

Cal

al

S61CL L03 MIPS II:

movereg2, reg1Expands to:addreg2, \$zero, reg1

### Load Immediate

li reg,value
lf value fits in 16 bits:
addi reg,\$zero,value
else:
lui reg,upper 16 bits of value
ori reg,\$zero,lower 16 bits

### Review from before: lui • So how does lui help us?

• Example:

addi \$t0,\$t0, 0xABABCDCD

becomes:

- lui \$at, 0xABAB
- ori \$at, \$at, 0xCDCD add \$t0,\$t0,\$at
- Now each I-format instruction has only a 16bit immediate.

### • Wouldn't it be nice if the assembler would this for us automatically?

- If number too big, then just automatically replace addi with lui, ori, add

### Example Pseudoinstructions

### • Load Address: How do we get the address of an instruction or global variable into a register?

la reg,label

- Again if value fits in 16 bits:
- addi reg,\$zero,label\_value

### else:

Cal

- lui reg,upper 16 bits of value
- ori reg,\$zero,lower 16 bits

several "real" MIPS instructions.

Some examples follow

True Assembly Language (1/3)

 Pseudoinstruction: A MIPS instruction that doesn't turn directly into a machine

language instruction, but into other MIPS

What happens with pseudo-instructions?

They're broken up by the assembler into

### True Assembly Language (2/3)

### • Problem:

Cal

instructions

• When breaking up a pseudo-instruction, the assembler may need to use an extra register

• If it uses any regular register, it'll overwrite whatever the program has put into it.

### Solution:

CS61CL L03 MIPS II: Pr

Cal

- Reserve a register (\$1, called \$at for "assembler temporary") that assembler will use to break up pseudo-instructions.
- Since the assembler may use this at any time, it's not safe to code with it.





### True Assembly Language (3/3)

- MAL (MIPS Assembly Language): the set of instructions that a programmer may use to code in MIPS; this <u>includes</u> pseudoinstructions
- TAL (True Assembly Language): set of instructions that can actually get translated into a single machine language instruction (32-bit binary string)
- A program must be converted from MAL into TAL before translation into 1s & 0s.

Huddleston, Summer 2009 © UCB

Cal

CS61CL L03 MIPS II: Procedures, Re



### **Questions on PC-addressing**

Cal

- Does the value in branch field change if we move the code?
- What do we do if destination is > 2<sup>15</sup> instructions away from branch?
- Why do we need different addressing modes (different ways of forming a memory address)? Why not just one?

mer 2009 © UCB

| Rewrite TAL as  | MAL (Answer)  |
|---|---|
| •TAL: 0   | r \$v0,\$0,\$0  |
| Loop: slt<br>\$t0,\$0,\$a1<br>\$t0,\$0,Exit<br>add \$v0 | beq<br>,\$ <del>v</del> 0 ,\$a0   |
| addi  |   |
| \$a1,\$a1,-1  | j   |
| Loop  | Exit:   |
|   | •MAL:   |
|   | li \$v0,0   |
| Loop:   | <pre>ble \$a1,\$zero,Exit add \$v0,\$v0,\$a0 sub \$a1,\$a1,1 j Loop</pre> |
| al  | Exit:   |