

Review

- Data lives in 3 places in memory
 - Stack local variables, function parameters
 - Heap malloc (don't forget to free!)
 - Static global variables
- Several techniques for managing heap w/ malloc/free: best-, first-, next-fit, slab, buddy
 - 2 types of memory fragmentation: internal & external; all suffer from some kind of frag.
 - Each technique has strengths and weaknesses, none is definitively best

Assembly Variables: Registers (1/4)

- Unlike HLL like C or Java, assembly cannot use variables
 - Why not? Keep Hardware Simple
- Assembly Operands are registers
- Imited number of special locations built directly into the hardware
- operations can only be performed on these!
- hardware, they are very fast (faster than 1 billionth of a second)

• Examples: Intel 80x86 (Pentium 4), IBM/ Motorola PowerPC (Macintosh), MIPS. Intel IA64. ... Cal CS61CL L03 MIPS I: Registers, Me

Assembly Variables: Registers (2/4)

Basic job of a CPU: execute lots of

• Instructions are the primitive operations that the CPU may execute.

Different CPUs implement different

sets of instructions. The set of

implements is an Instruction Set

instructions a particular CPU

- Drawback: Since registers are in hardware, there are a predetermined number of them
 - Solution: MIPS code must be verv carefully put together to efficiently use reaisters
- 32 registers in MIPS

Cal

CS61CL L03 MIRS I- Rec

Assembly Language

Architecture (ISA).

instructions.

- Why 32? Smaller is faster
- Each MIPS register is 32 bits wide
 - Groups of 32 bits called a word in MIPS

C, Java variables vs. registers

 In C (and most High Level Languages) variables declared first and given a type

• Example: int fahr, celsius; char a, b, c, d, e;

- Each variable can ONLY represent a value of the type it was declared as (cannot mix and match int and char variables).
- In Assembly Language, the registers have no type; operation determines how register contents are treated

MIPS Architecture

- MIPS semiconductor company that built one of the first commercial RISC architectures
- We will study the MIPS architecture in some detail in this class (also used in upper division courses CS 152, 162, 164)



- Why MIPS instead of Intel 80x86?
 - MIPS is simple, elegant. Don't want to get bogged down in gritty details.
 - · MIPS widely used in embedded apps, x86 little used in embedded, and more

embedded computers than PCs



Assembly Variables: Registers (3/4)

- Registers are numbered from 0 to 31
- Each register can be referred to by number or name
- Number references:

al


\$0, \$1, \$2, ... \$30, \$31

Assembly Variables: Registers (4/4) • By convention, each register also has a name to make it easier to code • For now: \$16 - \$23 **→** \$s0 - \$s7 (correspond to C variables) \$8 - \$15 → \$t0 - \$t7 (correspond to temporary variables) Later will explain other 16 register names In general, use names to make your code moré readable

Cal

CS61CL L03 MIPS I: Registers, Me

Benefit: Since registers are directly in



Addition and Subtraction of Integers (2/4)
Addition in Assembly
•Example: add \$s0,\$s1,\$s2 (in MIPS)
Equivalent to: $a = b + c$ (in C)
where MIPS registers \$s0,\$s1,\$s2 are associated with C variables a, b, c
 Subtraction in Assembly
•Example: sub \$s3,\$s4,\$s5 (in MIPS)
Equivalent to: $d = e - f(in C)$
where MIPS registers \$s3,\$s4,\$s5 are associated with C variables d, e, f
CS6 CS6 ICL L03 MIPS I: Registers, Memory, Decisions (13) Huddleston, Summer 2009 © UCB

Register Zero

- One particular immediate, the number zero (0), appears very often in code.
- So we define register zero (\$0 or \$zero) to always have the value 0; eg

add \$s0,\$s1,\$zero (in MIPS)

f = g (in C)

where MIPS registers \$s0,\$s1 are associated with C variables f, g

• defined in hardware, so an instruction

add \$zero,\$zero,\$s0

will not do anything!

Assembly Instructions

CS61CL L03 MIPS I: Registers, Memory, Dec

- In assembly language, each statement (called an <u>Instruction</u>), executes exactly one of a short list of simple commands
- Unlike in C (and most other High Level Languages), each line of assembly code contains at most 1 instruction
- Instructions are related to operations (=, +, -, *, /) in C or Java
- Ok, enough already...gimme my MIPS!

Addition and Subtraction of Integers (3/4)
How do the following C statement?

a = b + c + d - e;

Break into multiple instructions

add \$t0, \$s1, \$s2 # temp = b + c
add \$t0, \$t0, \$s3 # temp = temp + d
sub \$s0, \$t0, \$s4 # a = temp - e

Notice: A single line of C may break up into several lines of MIPS.

Notice: Everything after the hash mark on each line is ignored (comments)

MIPS Addition and Subtraction (1/4) • Syntax of Instructions: 1 2,3,4 where: 1) operation by name 2) operand getting result ("destination") 3) 1st operand for operation ("source1") 4) 2nd operand for operation ("source2") • Syntax is rigid: • 1 operator, 3 operands • Why? Keep Hardware simple via regularity

CS61CL L03 MIPS I: Registers, Memory, Decisions (12)

Addition and Subtrac	tion of Integers (4/4)
• How do we do this?	
f = (g + h)	- (i + j);
 Use intermediate ten 	nporary register
add \$t0,\$s1,\$s2	# temp = g + h
add \$t1,\$s3,\$s4	# temp = i + j
sub \$s0,\$t0,\$t1	# f=(g+h)-(i+j)
0.	
Cal CSSICI LOS MIRS I: Benisters Memory Decisions (15)	Huddlaston Summar 2009.⊕11

Immediates

Cal

- Immediates are numerical constants.
- They appear often in code, so there are special instructions for them.
- Add Immediate:

addi \$s0,\$s1,10 (in MIPS)

f = g + 10 (in C)

where MIPS registers \$s0,\$s1 are associated with C variables f, g

 Syntax similar to add instruction, except that last argument is a number instead of a register.


Assembly Operands: Memory


- C variables map onto registers; what about large data structures like arrays?
- 1 of 5 components of a computer: memory contains such data structures
- But MIPS arithmetic instructions only operate on registers, never directly on memory.
- Data transfer instructions transfer data between registers and memory:
 - Memory to register



Register to memory

Data Transfer: Memory to Reg (1/4)






- Also want to store from register into memory Store instruction syntax is identical to Load's
- MIPS Instruction Name:

sw (meaning Store Word, so 32 bits or one word is stored at a time)

```
Data flow
• Example:
               sw $t0,12($s0)
```

This instruction will take the pointer in \$s0, add 12 bytes to it, and then store the value from register \$±0 into that memory address

Remember: "Store INTO memory"



Data Transfer: Memory to Reg (3/4)

Load Instruction Syntax:

1 2,3(4)

- where
 - 1) operation name
 - 2) register that will receive value
 - numerical offset in bytes
 - 4) register containing pointer to memory
- MIPS Instruction Name:

CS61CL L03 MIPS I: Registers, Memory, Decisions (21)

addr), and so on

that can be added

• Don't mix these up!

 1w (meaning Load Word, so 32 bits or one word are loaded at a time)

Key Concept: A register can hold any

• E.g., If you write: add \$t2,\$t1,\$t0


E.g., If you write: 1w \$t2,0(\$t0)

then \$±0 better contain a pointer

then \$t0 and \$t1 better contain values

32-bit value. That value can be a

char, an int, a pointer (memory



Notes about Memory

Cal

- Pitfall: Forgetting that sequential word addresses in machines with byte addressing do not differ by 1.
 - · Many an assembly language programmer has toiled over errors made by assuming that the address of the next word can be found by incrementing the address in a register by 1 instead of by the word size in bytes.
 - Also, remember that for both 1w and sw. the sum of the base address and the offset must be a multiple of 4 (to be word aligned)

Role of Registers vs. Memory What if more variables than registers? Compiler tries to keep most frequently used variable in registers Less common variables in memory: spilling Why not keep all variables in memory? Smaller is faster: registers are faster than memory · Registers more versatile: MIPS arithmetic instructions can read 2, operate on them, and write 1 per instruction

al

Cal

MIPS data transfer only read or write 1 operand per instruction, and no operation

Administrivia

CS61CL L03 MIPS I: Registers, Memory, Der

- HW2 due tomorrow.
- •HW3 is up.

Cal

- Proj1 will be up soon... start early
- Future "Wednesday" assignments will be moved to Thursday due dates.
- Check the newsgroup often and ask there for help.

MIPS Goto Instruction In addition to conditional branches, MIPS has an unconditional branch: j label • Called a Jump Instruction: jump (or branch) directly to the given label without needing to satisfy any condition • Same meaning as (using C): goto label Technically, it's the same effect as: beg \$0,\$0,label since it always satisfies the condition.

Loops in C/Assembly (1/3) Simple loop in C; A[] is an array of ints do { q = q + A[i]; i = i + j;} while (i != h); Rewrite this as: Loop: g = g + A[i];i = i + j;if (i != h) goto Loop; • Use this mapping: g, h, i, j, base of A \$s1, \$s2, \$s3, \$s4, \$s5 Cal

So Far...


Cal


CS61CI L03 MIPS I: Registers, M

- All instructions so far only manipulate data...we've built a calculator of sorts.
- In order to build a computer, we need ability to make decisions...
- •C (and MIPS) provide labels to support "goto" jumps to places in code.
 - · C: Horrible style; MIPS: Necessary!

MIPS Decision Instructions Decision instruction in MIPS: beq register1, register2, L1 beg is "Branch if (registers are) equal" Same meaning as (using C): if (register1==register2) goto L1 Complementary MIPS decision instruction register1, register2, L1 bne bne is "Branch if (registers are) not equal" Same meaning as (using C): if (register1!=register2) goto L1 Called conditional branches


CS61CL L03 MIPS I: Re






Loops in C/Assembly (2/3)	
• Final compiled MIPS code:	
Loop:sll \$t1,\$s3,2	4i
Original code:	
Loop: g = g + A[i]; i = i + j; if (i != h) goto Loop;	:
Call CSAICE 103 MIRS I: Registers Memory Decisions (3)	Huddleston Summer 2009

Loops in C/Assembly (3/3)
•There are three types of loops in C: •while •do while
•for
 Each can be rewritten as either of the other two, so the method used in the previous example can be applied to these loops as well.
• Key Concept: Though there are multiple ways of writing a loop in MIPS, the key to decision-making is conditional branch





"And in Conclusion..."

- Memory is byte-addressable, but 1w and sw access one word at a time.
- A pointer (used by 1w and sw) is just a memory address, we can add to it or subtract from it (using offset).
- A Decision allows us to decide what to execute at run-time rather than compile-time.
- C Decisions are made using conditional statements within if, while, do while, for.
- MIPS Decision making instructions are the conditional branches: beg and bne.

New Instructions:

Inequalities in MIPS (2/4) • How do we use this? Compile by hand: if (g < h) goto Less; #g:\$s0,h:\$s1 • Answer: compiled MIPS code... slt \$t0,\$s0,\$s1 # \$t0 = 1 if g<h bne \$t0,\$s0,\$s1 # \$t0 = 1 if g<h bne \$t0,\$s0,Less # goto Less # if \$t0!=0 # (if (g<h)) Less: • Register \$0 always contains the value 0, so bne and beq often use it for comparison after an slt instruction. • A slt → bne pair means if(... < ...)goto... Conclust MPS1 Registers, Memory, Decisions (20) </pre>

Immediates in Inequalities There is also an immediate version of slt to test against constants: slti Helpful in for loops С if (g >= 1) goto Loop Loop: . . . Μ Т slti \$t0,\$s0,1 # \$t0 = 1 if \$s0<1 (g<1) beq \$t0,\$0,Loop # goto Loop S # if \$t0==0 # (if (q>=1)) (An slt → beg pair means if (... ≥ ...) goto... CS61CL L03 MIDS I- D

"And in conclusion ... "

- To help the conditional branches make decisions concerning inequalities, we introduce: "Set on Less Than" called slt, slti, sltu, sltiu
- One can store and load (signed and unsigned) bytes as well as words with 1b, 1bu
- Unsigned add/sub don't cause overflow

•New MIPS Instructions: sll, srl, lb, lbu slt, slti, sltu, sltiu addu, addiu, subu

Inequalities in MIPS (3/4)

- Now we can implement <, but how do we implement >, ≤ and ≥ ?
- We could add 3 more instructions, but: • MIPS goal: Simpler is Better

on, Summer 2009 © UCE

- Can we implement ≤ in one or more instructions using just slt and branches?
 - What about >?
 - What about ≥?

CS61CL L03 MIPS I: Registers, M


Cal


<u>"And in Conclusion..."</u> In MIPS Assembly Language: Registers replace C variables One Instruction (simple operation) per line Simpler is Better Smaller is Faster New Instructions: add, addi, sub New Registers: C Variables: \$s0 - \$s7 Temporary Variables: \$t0 - \$t9 Zero: \$zero: Zero: \$zero:

Bonus slides

- These are extra slides that used to be included in lecture notes, but have been moved to this, the "bonus" area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation







Compilation with Memory

- •What offset in 1w to select A[5] in C?
- 4x5=20 to select A[5]: byte v. word
- Compile by hand using registers: g = h + A[5];
 - g: \$s1, h: \$s2, \$s3: base address of A
- •1st transfer from memory to register:

```
lw $t0,20($s3) # $t0 gets
A[5]
```


Add 20 to \$s3 to select A[5], put into \$t0

Wext add it to h and place in g add \$s1, s2, t0 # s1 = h t

```
Example: The C Switch Statement (2/3)
• This is complicated, so simplify.
• Rewrite it as a chain of if-else
statements, which we already know
how to compile:
    if(k==0) f=i+j;
    else if(k==1) f=g+h;
    else if(k==2) f=g-h;
    else if(k==3) f=i-j;
• Use this mapping:
    f:$s0, g:$s1, h:$s2,
    i:$s3, j:$s4, k:$s5
Cal
```


mer 2009 © UCI


CS61CL L03 MIPS I: Registers, Me




C Decisions: if Statements
•2 kinds of if statements in C
if (condition) clause
if (condition) clause1 else clause2
Rearrange 2nd if into following:
<pre>if (condition) goto L1; clause2; goto L2;</pre>
L1: <i>clause1;</i>
L2:
•Not as elegant as if-else, but same


CS61CL L03 MIPS I: R





Last time: Loading, Storing b	oytes 1/2
•In addition to word data tran (়াw, sw), MIPS has byte data •load byte: ়াচ	
• store byte: sb	
• same format as 1w, sw	
• E.g. , 1b \$s0, 3(\$s1)	
 contents of memory location address = sum of "3" + conte register s1 is copied to the lo position of register s0. 	ents of
CS61CL L03 MIPS I: Registers, Memory, Decisions (S4)	Huddleston, Summer 2009 © UCE





Overflow in Arithmetic (1/2)	Overflo
 Reminder: Overflow occurs when there is a mistake in arithmetic due to the limited precision in computers. 	• Some some • MIPS
• Example (4-bit unsigned numbers):	instru
+15 1111	۰The
+3 0011	-
+18 10010	-
• But we don't have room for 5-bit solution,	-
so the solution would be 0010, which is	• The
+2, and wrong.	-
	C-0 -
CS61CL L03 MIPS I: Registers, Memory, Decisions (56) Huddleston, Summer 2009 © UCB	<i>Cax</i>
MIPS Signed vs. Unsigned – diff meaning	• Comp
	• Comp
MIPS terms Signed/Unsigned	• Comp
• MIPS terms Signed/Unsigned "overloaded":	• Comp Two " • Here
MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend	• Comp Two " • Here • Shift • Sto
MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend _ (1b, 1bu)	• Comp Two " • Here • Shift • Sto
MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend - (1b, 1bu) • Do/Don't overflow	• Comp Two " • Here • Shift • Sta bit
MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend _ (1b, 1bu)	•Comp •Comp •Here •Shift •Station •Be •Othere
• MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend - (lb, lbu) • Do/Don't overflow - (add, addi, sub, mult, div)	• Comp Two " • Here • Shift • Sta bit • Be
• MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend - (lb, lbu) • Do/Don't overflow - (add, addi, sub, mult, div) - (addu, addiu, subu, multu, divu)	• Comp • Here • Here • Shift • State • S
• MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend - (lb, lbu) • Do/Don't overflow - (add, addi, sub, mult, div) - (addu, addiu, subu, multu, divu) • Do signed/unsigned compare	• Comp • Here • Here • Shift • State • S
• MIPS terms Signed/Unsigned "overloaded": • Do/Don't sign extend - (lb, lbu) • Do/Don't overflow - (add, addi, sub, mult, div) - (addu, addiu, subu, multu, divu) • Do signed/unsigned compare	• Comp • Here • Shift • Sta •

in Arithmetic (2/2) anguages detect overflow (Ada), on't (Č) olution is 2 kinds of arithmetic ts: cause overflow to be detected d (add) d immediate (addi) btract (sub) do not cause overflow detection d unsigned (addu) d immediate unsigned (addiu) btract unsigned (subu) Er selects appropriate arithmetic ogic" Instructions re 2 more new instructions .eft: sll \$s1,\$s2,2 #s1=s2<<2 in \$s1 the value from \$s2 shifted 2 to the left, inserting 0's on right; << in C arithmetic effect does shift left have? light: srl is opposite shift; >> Registers, Memory, Decisions (60