

inst.eecs.berkeley.edu/~cs61c  
**CS61C : Machine Structures**

**Lecture #19 – Intro to CPU Design**

**2008-7-23**



CS61C L19 Intro to CPU (1)

**Albert Chae, Instructor**

Chae, Summer 2008 © UCB

## **Review**

---


- **Use muxes to select among input**
  - S input bits selects  $2^S$  inputs
  - Each input can be n-bits wide, indep of S
- **Can implement muxes hierarchically**
- **ALU can be implemented using a mux**
  - Coupled with basic block elements
- **N-bit adder-subtractor done using N 1-bit adders with XOR gates on input**
  - XOR serves as conditional inverter
- **Latches are used to implement flip-flops**



CS61C L19 Intro to CPU (2)

Chae, Summer 2008 © UCB

## Five Components of a Computer



## The CPU

- **Processor (CPU):** the active part of the computer, which does all the work (data manipulation and decision-making)
- **Datapath:** portion of the processor which contains hardware necessary to perform operations required by the processor (the brawn)
- **Control:** portion of the processor (also in hardware) which tells the datapath what needs to be done (the brain)



## Stages of the Datapath : Overview

---

- **Problem:** a single, atomic block which “executes an instruction” (performs all necessary operations beginning with fetching the instruction) would be too bulky and inefficient
- **Solution:** break up the process of “executing an instruction” into stages, and then connect the stages to create the whole datapath
  - smaller stages are easier to design
  - easy to optimize (change) one stage without touching the others



## Stages of the Datapath (1/5)

---

- There is a *wide* variety of MIPS instructions: so what general steps do they have in common?
- **Stage 1: Instruction Fetch**
  - no matter what the instruction, the 32-bit instruction word must first be fetched from memory (the cache-memory hierarchy)
  - also, this is where we **Increment PC** (that is,  $PC = PC + 4$ , to point to the next instruction: byte addressing so + 4)



## Stages of the Datapath (2/5)

---

### • Stage 2: **Instruction Decode**

- upon fetching the instruction, we next gather data from the fields (*decode* all necessary instruction data)
- first, read the Opcode to determine instruction type and field lengths
- second, read in data from all necessary registers
  - for `add`, read two registers
  - for `addi`, read one register
  - for `jal`, no reads necessary



## Stages of the Datapath (3/5)

---

### • Stage 3: **ALU** (Arithmetic-Logic Unit)

- the real work of most instructions is done here: arithmetic (+, -, \*, /), shifting, logic (&, |), comparisons (`slt`)
- what about loads and stores?
  - `lw $t0, 40($t1)`
  - the address we are accessing in memory = the value in `$t1` PLUS the value 40
  - so we do this addition in this stage



## Stages of the Datapath (4/5)

- **Stage 4: Memory Access**
  - actually only the load and store instructions do anything during this stage; the others remain idle during this stage or skip it all together
  - since these instructions have a unique step, we need this extra stage to account for them
  - as a result of the cache system, this stage is expected to be fast




## Stages of the Datapath (5/5)

- **Stage 5: Register Write**
  - most instructions write the result of some computation into a register
  - examples: arithmetic, logical, shifts, loads, `s1t`
  - what about stores, branches, jumps?
    - don't write anything into a register at the end
    - these remain idle during this fifth stage or skip it all together



## Generic Steps of Datapath



## Peer Instruction

- Our **ALU** is a synchronous device
- We should use the main **ALU** to compute  $PC=PC+4$
- The **ALU is inactive** for memory reads or writes.

	ABC
1:	<b>FFF</b>
2:	<b>FFT</b>
3:	<b>FTF</b>
4:	<b>FTT</b>
5:	<b>TFF</b>
6:	<b>TFT</b>
7:	<b>FTT</b>
8:	<b>TTT</b>



## Administrivia

---

- **HW4 Due Friday 7/25**
  - Cut out problem 8
- **Complaints about HW1 and 2**
  - Submit by Friday or we won't look at it
- **Don't unplug stuff in the labs!**



## Administrivia

---

- **Midterm Regrade Policy**
  - Grading standards up soon
  - What you do...
    - On paper, explain what was graded incorrectly
    - Staple to front of exam and give to TA by **7/29**
  - What we do...
    - Regrade the entire exam blind
    - Then look at what you wrote, discuss as staff, and regrade
    - **Warning: your grade can go down**



## What does it mean to “clobber” midterm?

- You **STILL** have to take the final even if you **aced** the midterm!
- The final will contain midterm-material Qs and new, post-midterm Qs
- They will be graded separately
- If you do “**better**” on the midterm-material, we will **clobber your midterm with the “new” score!** If you do worse, midterm **unchanged.**
- What does “better” mean?
  - Better w.r.t. Standard Deviations around mean
- What does “new” mean?
  - Score based on remapping St. Dev. score on final midterm-material to midterm score St. Dev.



## glookup -s midterm

```
Number of grades reported: 96
Mean: 53.6
Standard deviation: 14.0
Minimum: 10.5
1st quartile: 47.7
2nd quartile (median): 55.5
3rd quartile: 64.0
Maximum: 72.5
Max possible: 75.0
Distribution:
 0.0 - 4.3: 0
 4.3 - 8.7: 0
 8.7 - 13.0: 2 ***
13.0 - 17.3: 1 **
17.3 - 21.7: 1 **
21.7 - 26.0: 1 **
26.0 - 30.3: 1 **
30.3 - 34.6: 4 *****
34.6 - 39.0: 4 *****
39.0 - 43.3: 5 *****
43.3 - 47.6: 5 *****
47.6 - 52.0: 15 *****
52.0 - 56.3: 12 *****
56.3 - 60.6: 7 *****
60.6 - 65.0: 16 *****
65.0 - 69.3: 15 *****
69.3 - 73.6: 7 *****
```




## Datapath Walkthroughs (1/3)

- `add $r3,$r1,$r2 # r3 = r1+r2`
  - Stage 1: fetch this instruction, inc. PC
  - Stage 2: decode to find it's an add, then read registers `$r1` and `$r2`
  - Stage 3: add the two values retrieved in Stage 2
  - Stage 4: idle (nothing to write to memory)
  - Stage 5: write result of Stage 3 into register `$r3`



## Example: add Instruction




## Datapath Walkthroughs (2/3)

- `slti $r3,$r1,17`
  - Stage 1: fetch this instruction, inc. PC
  - Stage 2: decode to find it's an `slti`, then read register `$r1`
  - Stage 3: compare value retrieved in Stage 2 with the integer 17
  - Stage 4: idle
  - Stage 5: write the result of Stage 3 in register `$r3`



## Example: `slti` Instruction




## Datapath Walkthroughs (3/3)

- `sw $r3, 17($r1)`
  - Stage 1: fetch this instruction, inc. PC
  - Stage 2: decode to find it's a sw, then read registers \$r1 and \$r3
  - Stage 3: add 17 to value in register \$r1 (retrieved in Stage 2)
  - Stage 4: write value in register \$r3 (retrieved in Stage 2) into memory address computed in Stage 3
  - Stage 5: idle (nothing to write into a register)



## Example: `sw` Instruction



## Why Five Stages? (1/2)

---

- **Could we have a different number of stages?**
  - Yes, and other architectures do
- **So why does MIPS have five if instructions tend to idle for at least one stage?**
  - The five stages are the union of all the operations needed by all the instructions.
  - There is one instruction that uses all five stages: the load




## Why Five Stages? (2/2)

---

- **lw \$r3, 17(\$r1)**
  - **Stage 1:** fetch this instruction, inc. PC
  - **Stage 2:** decode to find it's a lw, then read register \$r1
  - **Stage 3:** add 17 to value in register \$r1 (retrieved in Stage 2)
  - **Stage 4:** read value from memory address compute in Stage 3
  - **Stage 5:** write value found in Stage 4 into register \$r3




## Example: 1w Instruction



## Datapath Summary


- The datapath based on data transfers required to perform instructions
- A *controller* causes the right transfers to happen



## CPU clocking (1/2)

*For each instruction, how do we control the flow of information through the datapath?*


- **Single Cycle CPU:** All stages of an instruction are completed within one *long* clock cycle.
  - The clock cycle is made sufficient long to allow each instruction to complete all stages without interruption and within one cycle.



## CPU clocking (2/2)

*For each instruction, how do we control the flow of information through the datapath?*

- **Multiple-cycle CPU:** Only one stage of instruction per clock cycle.
  - The clock is made as long as the slowest stage.



**Several significant advantages over single cycle execution: Unused stages in a particular instruction can be skipped OR instructions can be pipelined (overlapped).**




## How to Design a Processor: step-by-step

- 1. Analyze instruction set architecture (ISA)
  - ⇒ datapath **requirements**
    - meaning of each instruction is given by the *register transfers*
    - datapath must include storage element for ISA registers
    - datapath must support each register transfer
- 2. Select set of datapath components and establish clocking methodology
- 3. **Assemble** datapath meeting requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic (hard part!)



## Review: The MIPS Instruction Formats

- All MIPS instructions are 32 bits long. 3 formats:




- The different fields are:
  - **op**: operation (“opcode”) of the instruction
  - **rs, rt, rd**: the source and destination register specifiers
  - **shamt**: shift amount
  - **funct**: selects the variant of the operation in the “op” field
  - **address / immediate**: address offset or immediate value
  - **target address**: target address of jump instruction




## Step 1a: The MIPS-lite Subset for today

### • ADDU and SUBU




• `subu rd,rs,rt`

### • OR Immediate:



• `ori rt,rs,imm16`


### • LOAD and STORE Word



• `lw rt,rs,imm16`

• `sw rt,rs,imm16`

### • BRANCH:



• `beq rs,rt,imm16`



## Register Transfer Language

### • RTL gives the meaning of the instructions

$\{op, rs, rt, rd, shamt, funct\} \leftarrow MEM[PC]$

$\{op, rs, rt, Imm16\} \leftarrow MEM[PC]$

### • All start by fetching the instruction

inst     Register Transfers

ADDU    $R[rd] \leftarrow R[rs] + R[rt];$                        $PC \leftarrow PC + 4$

SUBU    $R[rd] \leftarrow R[rs] - R[rt];$                        $PC \leftarrow PC + 4$

ORI      $R[rt] \leftarrow R[rs] | \text{zero\_ext}(Imm16);$              $PC \leftarrow PC + 4$

LOAD    $R[rt] \leftarrow MEM[R[rs] + \text{sign\_ext}(Imm16)];$   $PC \leftarrow PC + 4$

STORE  $MEM[R[rs] + \text{sign\_ext}(Imm16)] \leftarrow R[rt];$   $PC \leftarrow PC + 4$

BEQ    if (  $R[rs] == R[rt]$  ) then  
             $PC \leftarrow PC + 4 + (\text{sign\_ext}(Imm16) \ll 00)$

           else  $PC \leftarrow PC + 4$



## Step 1: Requirements of the Instruction Set

- **Memory (MEM)**
  - instructions & data (will use one for each)
- **Registers (R: 32 x 32)**
  - read RS
  - read RT
  - Write RT or RD
- **PC**
- **Extender (sign/zero extend)**
- **Add/Sub/OR unit for operation on register(s) or extended immediate**
- **Add 4 or extended immediate to PC**
- **Compare registers?**




## Step 2: Components of the Datapath

- **Combinational Elements**
- **Storage Elements**
  - Clocking methodology




## Combinational Logic Elements (Building Blocks)


### • Adder



### • MUX



### • ALU



CS61C L19 Intro to CPU (35)

Chae, Summer 2008 © UCB

## ALU Needs for MIPS-lite + Rest of MIPS

### • Addition, subtraction, logical OR, ==:

```
ADDU R[rd] = R[rs] + R[rt]; ...
```

```
SUBU R[rd] = R[rs] - R[rt]; ...
```

```
ORI R[rt] = R[rs] |  
zero_ext(Imm16) ...
```

```
BEQ if ( R[rs] == R[rt] ) ...
```

### • Test to see if output == 0 for any ALU operation gives == test. How?

### • P&H also adds AND, Set Less Than (1 if $A < B$ , 0 otherwise)

### • ALU follows chap 5

CS61C L19 Intro to CPU (36)

Chae, Summer 2008 © UCB

## What Hardware Is Needed? (1/2)

- **PC: a register which keeps track of memory addr of the next instruction**
- **General Purpose Registers**
  - used in Stages 2 (Read) and 5 (Write)
  - MIPS has 32 of these
- **Memory**
  - used in Stages 1 (Fetch) and 4 (R/W)
  - cache system makes these two stages as fast as the others, on average



## What Hardware Is Needed? (2/2)

- **ALU**
  - used in Stage 3
  - something that performs all necessary functions: arithmetic, logicals, etc.
  - we'll design details later
- **Miscellaneous Registers**
  - In implementations with only one stage per clock cycle, registers are inserted between stages to hold intermediate data and control signals as they travels from stage to stage.
  - Note: Register is a general purpose term meaning something that stores bits. Not all registers are in the "register file".



## Storage Element: Idealized Memory

- **Memory (idealized)**

- One input bus: Data In
- One output bus: Data Out


- **Memory word is selected by:**

- Address selects the word to put on Data Out
- Write Enable = 1: address selects the memory word to be written via the Data In bus

- **Clock input (CLK)**

- The CLK input is a factor **ONLY** during write operation
- During read operation, behaves as a combinational logic block:

- Address valid  $\Rightarrow$  Data Out valid after “access time.”




## Storage Element: Register (Building Block)

- **Similar to D Flip Flop except**

- N-bit input and output
- Write Enable input

- **Write Enable:**


- negated (or deasserted) (0): Data Out will not change
- asserted (1): Data Out will become Data In on positive edge of clock



## Storage Element: Register File

- Register File consists of 32 registers:

- Two 32-bit output busses: busA and busB
- One 32-bit input bus: busW



- Register is selected by:

- RA (number) selects the register to put on busA (data)
- RB (number) selects the register to put on busB (data)
- RW (number) selects the register to be written via busW (data) when Write Enable is 1

- Clock input (clk)

- The clk input is a factor ONLY during write operation
- During read operation, behaves as a combinational logic block:



- RA or RB valid  $\Rightarrow$  busA or busB valid after “access time.”

## Peer Instruction

A. If the destination reg is the same as the source reg, we **could compute the incorrect value!**

B. We're going to be able to read 2 registers and write a 3<sup>rd</sup> in **1 cycle**

C. Datapath is hard, **Control is easy**

	ABC
0:	FFF
1:	FFT
2:	FTF
3:	FTT
4:	TFF
5:	TFT
6:	TFE
7:	TTT

## **“And In conclusion...”**

---

- **CPU design involves Datapath,Control**
  - **Datapath in MIPS involves 5 CPU stages**
    - 1) **Instruction Fetch**
    - 2) **Instruction Decode & Register Read**
    - 3) **ALU (Execute)**
    - 4) **Memory**
    - 5) **Register Write**

