Outline

• RISC-V ISA and C-to-RISC-V Review
• Program Execution Overview
• Function Call
• Function Call Example
• And in Conclusion ...
Outline

• RISC-V ISA and C-to-RISC-V Review
  • Program Execution Overview
  • Function Call
  • Function Call Example
  • And in Conclusion ...
Levels of Representation/Interpretation

- High Level Language Program (e.g., C)
- Assembly Language Program (e.g., RISC-V)
- Machine Language Program (RISC-V)
- Machine Interpretation
- Hardware Architecture Description (e.g., block diagrams)
- Architecture Implementation
- Logic Circuit Description (Circuit Schematic Diagrams)

Compiler
- \( \text{temp} = v[k]; \)
- \( v[k] = v[k+1]; \)
- \( v[k+1] = \text{temp}; \)

Assembler
- \( \text{lw} \ $t0, 0($2) \)
- \( \text{lw} \ $t1, 4($2) \)
- \( \text{sw} \ $t1, 0($2) \)
- \( \text{sw} \ $t0, 4($2) \)

Anything can be represented as a number, i.e., data or instructions

0000 1001 1100 0110 1010 1111 0101 1000
1010 1111 0101 1000 0000 1001 1100 0110
1100 0110 1010 1111 0101 1000 0000 1001
0101 1000 0000 1001 1100 0110 1010 1111
Review From Last Lecture ...

- Computer’s native operations called *instructions*. The *instruction set* defines all the valid instructions.
- RISC-V is example RISC instruction set - used in CS61C
  - Lecture/problems use 32-bit RV32 ISA, book uses 64-bit RV64 ISA
- Rigid format: one operation, two source operands, one destination
  - `add`, `sub`
  - `lw`, `sw`, `lb`, `sb` to move data to/from registers from/to memory
- Simple mappings from arithmetic expressions, array access, in C to RISC-V instructions
Recap: Registers live inside the Processor
RISC-V Logical Instructions

• Useful to operate on fields of bits within a word — e.g., characters within a word (8 bits)
• Operations to pack/unpack bits into words
• Called *logical operations*

<table>
<thead>
<tr>
<th>Logical operations</th>
<th>C operators</th>
<th>Java operators</th>
<th>RISC-V instructions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bit-by-bit AND</td>
<td>&amp;</td>
<td>&amp;</td>
<td><em>and</em></td>
</tr>
<tr>
<td>Bit-by-bit OR</td>
<td></td>
<td></td>
<td><em>or</em></td>
</tr>
<tr>
<td>Bit-by-bit XOR</td>
<td>^</td>
<td>^</td>
<td><em>xor</em></td>
</tr>
<tr>
<td>Shift left logical</td>
<td>&lt;&lt;</td>
<td>&lt;&lt;</td>
<td><em>sll</em></td>
</tr>
<tr>
<td>Shift right logical</td>
<td>&gt;&gt;</td>
<td>&gt;&gt;</td>
<td><em>srl</em></td>
</tr>
</tbody>
</table>
Logical Shifting

• Shift Left Logical: `slli x11, x12, 2` # `x11 = x12<<2`
  – Store in `x11` the value from `x12` shifted 2 bits to the left (they fall off end), inserting 0’s on right; `<<` in C
  
  Before: \(0000\ 0002_{\text{hex}}\)
  
  \(0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0010_{\text{two}}\)
  
  After: \(0000\ 0008_{\text{hex}}\)
  
  \(0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 0000\ 1000_{\text{two}}\)
  
  What arithmetic effect does shift left have?

• Shift Right Logical: `srli` is opposite shift; `>>`
  – Zero bits inserted at left of word, right bits shifted off end
Arithmetic Shifting

• _Shift right arithmetic_ (srai) moves _n_ bits to the right (insert high-order sign bit into empty bits)
• For example, if register x10 contained
  \[ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110\ 0111 \]
  \[\text{two} = -25_{\text{ten}}\]
• If execute sra x10, x10, 4, result is:
  \[ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1111\ 1110 \]
  \[\text{two} = -2_{\text{ten}}\]
• Unfortunately, this is _NOT_ same as dividing by \(2^n\)
  – Fails for odd negative numbers
  – C arithmetic semantics is that division should round towards 0
Computer Decision Making

- Based on computation, do something different
- Normal operation on CPU is to execute instructions in sequence
- Need special instructions for programming languages: *if*-statement

- RISC-V: *if*-statement instruction is
  \[ \text{beq register1, register2, L1} \]
  means: go to instruction labeled L1 if (value in register1) == (value in register2)
  ....otherwise, go to next instruction
- \textbf{beq} stands for \textit{branch if equal}
- Other instruction: \textbf{bne} for \textit{branch if not equal}
Types of Branches

• **Branch** – change of control flow

• **Conditional Branch** – change control flow depending on outcome of comparison
  – branch if equal (**beq**) or branch if not equal (**bne**)  
  – Also branch if less than (**blt**) and branch if greater than or equal (**bge**)  

• **Unconditional Branch** – always branch  
  – a RISC-V instruction for this: *jump* (**j**)
Outline

• Assembly Language
• RISC-V Architecture
• Registers vs. Variables
• RISC-V Instructions
• C-to-RISC-V Patterns
• And in Conclusion ...
Example *if* Statement

- Assuming assignments below, compile *if* block
  
  \[
  \begin{align*}
  f & \rightarrow x_{10} & g & \rightarrow x_{11} & h & \rightarrow x_{12} \\
  i & \rightarrow x_{13} & j & \rightarrow x_{14}
  \end{align*}
  \]

  \[
  \begin{align*}
  & \text{if } (i == j) \quad \text{bne } x_{13},x_{14},\text{skip} \\
  & f = g + h; \quad \text{add } x_{10},x_{11},x_{12} \\
  & \quad \text{skip:}
  \end{align*}
  \]
Example if-else Statement

- Assuming assignments below, compile

  \[
  f \rightarrow x_{10} \quad g \rightarrow x_{11} \quad h \rightarrow x_{12} \quad i \rightarrow x_{13} \quad j \rightarrow x_{14}
  \]

  \[
  \text{if (i == j)} \quad \text{bne x}_{13},x_{14},\text{else}
  \]

  \[
  f = g + h; \quad \text{add x}_{10},x_{11},x_{12}
  \]

  \[
  \text{else}
  \]

  \[
  f = g - h; \quad \text{else: sub x}_{10},x_{11},x_{12}
  \]

  \[
  \text{done:}
  \]
Magnitude Compares in RISC-V

• Until now, we’ve only tested equalities (== and != in C); General programs need to test < and > as well.

• RISC-V magnitude-compare branches:
  “Branch on Less Than”
  Syntax: `blt reg1,reg2, label`
  Meaning: if (reg1 < reg2) // treat registers as signed integers
           goto label;

  “Branch on Less Than Unsigned”
  Syntax: `bltu reg1,reg2, label`
  Meaning: if (reg1 < reg2) // treat registers as unsigned integers
           goto label;

  “Branch on Greater Than or Equal” (and it’s unsigned version) also exists.
int A[20];
int sum = 0;
for (int i=0; i<20; i++)
    sum += A[i];

# Assume x8 holds pointer to A
# Assign x9=A, x10=sum,
# x11=i, x13=20
add x9, x8, x0  # x9=&A[0]
add x10, x0, x0 # sum=0
add x11, x0, x0 # i=0
addi x13,x0,20  # x13=20
Loop:
lw x12, 0(x9)   # x12=A[i]
add x10,x10,x12 # sum+=
addi x9,x9,4    # &A[i++]
addi x11,x11,1  # i++
blt x11,x13,Loop
Peer Instruction

Which of the following is TRUE?

A: \texttt{add x10,x11,4(x12)} is valid in RV32

B: can byte address 8GB of memory with an RV32 word

C: \texttt{imm} must be multiple of 4 for \texttt{lw x10,imm(x10)} to be valid

D: None of the above
Which of the following is TRUE?

A: `add x10, x11, 4(x12)` is valid in RV32

B: can byte address 8GB of memory with an RV32 word

C: `imm` must be multiple of 4 for `lw x10, imm(x10)` to be valid

D: None of the above
Administrivia

• The Project 1 deadline extended to Thursday, 11:59pm!
• There will be a guerrilla section Thursday 7-9PM.
• Two weeks to Midterm #1!
• Project 2-1 release later this week or early next, due 2/16.
• Project 2-2 release right after midterm and due 2/23.
Outline

• RISC-V ISA and C-to-RISC-V Review
• Program Execution Overview
  • Function Call
  • Function Call Example
  • And in Conclusion ...
Assembler to Machine Code
(more later in course)

Assembler source files (text)
Assembler converts human-readable assembly code to instruction bit patterns
Machine code object files

Pre-built object file libraries
Machine code executable file
How Program is Stored

Memory

Data

Bytes

Program

One RISC-V Instruction = 32 bits
**PC** (program counter) is special internal register inside processor holding byte address of next instruction to be executed

- Instruction is fetched from memory, then control unit executes instruction using datapath and memory system, and updates program counter (default is add +4 bytes to PC, to move to next sequential instruction)
Helpful RISC-V Assembler Features

• Symbolic register names
  – E.g., a0–a7 for argument registers (x10–x17)
  – E.g., zero for x0

• Pseudo-instructions
  – Shorthand syntax for common assembly idioms
  – E.g., “mv rd, rs” = “addi rd, rs, 0”
  – E.g., “li rd, 13” = “addi rd, x0, 13”
# RISC-V Symbolic Register Names

<table>
<thead>
<tr>
<th>Register</th>
<th>ABI Name</th>
<th>Description</th>
<th>Saver</th>
</tr>
</thead>
<tbody>
<tr>
<td>x0</td>
<td>zero</td>
<td>Hard-wired zero</td>
<td>—</td>
</tr>
<tr>
<td>x1</td>
<td>ra</td>
<td>Return address</td>
<td>Caller</td>
</tr>
<tr>
<td>x2</td>
<td>sp</td>
<td>Stack pointer</td>
<td>Callee</td>
</tr>
<tr>
<td>x3</td>
<td>gp</td>
<td>Global pointer</td>
<td>—</td>
</tr>
<tr>
<td>x4</td>
<td>tp</td>
<td>Thread pointer</td>
<td>—</td>
</tr>
<tr>
<td>x5</td>
<td>t0</td>
<td>Temporary/alternate link register</td>
<td>Caller</td>
</tr>
<tr>
<td>x6-7</td>
<td>t1-2</td>
<td>Temporaries</td>
<td>Caller</td>
</tr>
<tr>
<td>x8</td>
<td>s0/fp</td>
<td>Saved register/frame pointer</td>
<td>Callee</td>
</tr>
<tr>
<td>x9</td>
<td>s1</td>
<td>Saved register</td>
<td>Callee</td>
</tr>
<tr>
<td>x10-11</td>
<td>a0-1</td>
<td>Function arguments/return values</td>
<td>Caller</td>
</tr>
<tr>
<td>x12-17</td>
<td>a2-7</td>
<td>Function arguments</td>
<td>Caller</td>
</tr>
<tr>
<td>x18-27</td>
<td>s2-11</td>
<td>Saved registers</td>
<td>Callee</td>
</tr>
<tr>
<td>x28-31</td>
<td>t3-6</td>
<td>Temporaries</td>
<td>Caller</td>
</tr>
</tbody>
</table>
Outline

• RISC-V ISA and C-to-RISC-V Review
• Program Execution Overview
• Function Call
• Function Call Example
• And in Conclusion ...
Six Fundamental Steps in Calling a Function

1. Put parameters in a place where function can access them
2. Transfer control to function
3. Acquire (local) storage resources needed for function
4. Perform desired task of the function
5. Put result value in a place where calling code can access it and maybe restore any registers you used
6. Return control to point of origin. (Note: a function can be called from several points in a program.)
RISC-V Function Call Conventions

• Registers faster than memory, so use them
• a0–a7 (x10–x17): eight argument registers to pass parameters and two return values (a0–a1)
• ra: one return address register for return to the point of origin (x1)
In RISC-V, all instructions are 4 bytes, and stored in memory just like data. So here we show the addresses of where the programs are stored.
... sum(a,b);... /* a,b:s0,s1 */
}
int sum(int x, int y) {
return x+y;
}

address (shown in decimal)
1000 mv a0,s0  # x = a
1004 mv a1,s1  # y = b
1008 addi ra,zero,1016 #ra=1016
1012 j sum    #jump to sum
1016 ...      # next instruction
...
2000 sum: add a0,a0,a1
2004 jr ra    # new instr. “jump register”
... sum(a,b);... /* a,b:s0,s1 */
}

int sum(int x, int y) {
    return x+y;
}

• Question: Why use \texttt{jr}\ here? Why not use \texttt{j}\?

• Answer: \texttt{sum}\ might be called by many places, so we can’t return to a fixed place. The calling proc to \texttt{sum}\ must be able to say “return here” somehow.

2000 sum: add a0,a0,a1
2004 jr ra # new instr. “jump register”
Instruction Support for Functions (4/4)

- Single instruction to jump and save return address: jump and link (**jal**)
  - Before:
    
    ```
    1008 addi ra, zero, 1016  #ra=1016  
    1012 j sum                #goto sum
    ```
  - After:
    
    ```
    1008 jal sum    # ra=1012, goto sum
    ```
  - Why have a **jal**?
    - Make the common case fast: function calls very common
    - Reduce program size
    - Don’t have to know where code is in memory with **jal**!

- Return from function: **jump register** instruction (**jr**)
  - Unconditional jump to address specified in register: **jr ra**
  - Assembler shorthand: `ret = jr ra`
Outline

• RISC-V ISA and C-to-RISC-V Review
• Program Execution Overview
• Function Call
• Function Call Example
• And in Conclusion ...
Example

```c
int Leaf(int g, int h, int i, int j)
{
    int f;
    f = (g + h) - (i + j);
    return f;
}
```

- Parameter variables \( g, h, i, \) and \( j \) in argument registers \( a_0, a_1, a_2, \) and \( a_3 \).
- Assume we compute \( f \) by using \( s_0 \) and \( s_1 \).
Where Are Old Register Values Saved to Restore Them After Function Call?

• Need a place to save old values before call function, restore them when return
• Ideal is stack: last-in-first-out queue (e.g., stack of plates)
  – Push: placing data onto stack
  – Pop: removing data from stack
• Stack in memory, so need register to point to it
• sp is the stack pointer in RISC-V (x2)
• sp always points to the last used place on the stack
• Convention is grow stack down from high to low addresses
  – Push decrements sp, Pop increments sp
RISC-V Code for Leaf()

Leaf:  
  addi sp,sp,-8  # adjust stack for 2 items  
  sw s1, 4(sp)   # save s1 for use afterwards  
  sw s0, 0(sp)   # save s0 for use afterwards

  add s0,a0,a1  # s0 = g + h  
  add s1,a2,a3  # s1 = i + j  
  sub a0,s0,s1  # return value (g + h) - (i + j)

  lw s0, 0(sp)  # restore register s0 for caller  
  lw s1, 4(sp)  # restore register s1 for caller  
  addi sp,sp,8  # adjust stack to delete 2 items  
  jr ra         # jump back to calling routine
Stack Before, During, After Function

- Need to save old values of \( s0 \) and \( s1 \)
Break!
New RISC-V book!

• “The RISC-V Reader”, David Patterson, Andrew Waterman

• Available from Amazon
• Print edition $19.99
• Kindle edition to follow at some point

• Recommended, not required
What If a Function Calls a Function?
Recursive Function Calls?

• Would clobber values in \texttt{a0-a7} and \texttt{ra}
• What is the solution?
int sumSquare(int x, int y) {
  return mult(x,x)+ y;
}

- Something called `sumSquare`, now `sumSquare` is calling `mult`
- So there’s a value in `ra` that `sumSquare` wants to jump back to, but this will be overwritten by the call to `mult`

Need to save `sumSquare` return address before call to `mult`
Nested Procedures (2/2)

- In general, may need to save some other info in addition to ra.
- When a C program is run, there are three important memory areas allocated:
  - **Static**: Variables declared once per program, cease to exist only after execution completes - e.g., C globals
  - **Heap**: Variables declared dynamically via `malloc`
  - **Stack**: Space to be used by procedure during execution; this is where we can save register values
Optimized Function Convention

To reduce expensive loads and stores from spilling and restoring registers, RISC-V function-calling convention divides registers into two categories:

1. Preserved across function call
   - Caller can rely on values being unchanged
   - `sp, gp, tp`, “saved registers” `s0-s11` (`s0` is also `fp`)

2. Not preserved across function call
   - Caller cannot rely on values being unchanged
   - Argument/return registers `a0-a7, ra`, “temporary registers” `t0-t6`
Peer Instruction

• Which statement is FALSE?
• A: RISC-V uses `jal` to invoke a function and `jr` to return from a function
• B: `jal` saves PC+1 in `ra`
• C: The callee can use temporary registers (`t_i`) without saving and restoring them
• D: The caller can rely on save registers (`s_i`) without fear of callee changing them
Peer Instruction

• Which statement is FALSE?
• A: RISC-V uses `jal` to invoke a function and `jr` to return from a function
• B: `jal` saves PC+1 in `ra`
• C: The callee can use temporary registers (ti) without saving and restoring them
• D: The caller can rely on save registers (si) without fear of callee changing them
Allocating Space on Stack

• C has two storage classes: automatic and static
  – *Automatic* variables are local to function and discarded when function exits
  – *Static* variables exist across exits from and entries to procedures
• Use stack for automatic (local) variables that aren’t in registers
• *Procedure frame* or *activation record*: segment of stack with saved registers and local variables
Stack Before, During, After Function

Before call

During call
Saved return address (if needed)
Saved argument registers (if any)
Saved saved registers (if any)
Local variables (if any)

After call
Using the Stack (1/2)

• So we have a register \texttt{sp} which always points to the last used space in the stack

• To use stack, we decrement this pointer by the amount of space we need and then fill it with info

• So, how do we compile this?

\begin{verbatim}
int sumSquare(int x, int y) {
    return mult(x,x)+ y;
}
\end{verbatim}
Using the Stack (2/2)

```c
int sumSquare(int x, int y) {
    return mult(x,x) + y;
}
```

**sumSquare:**

**“push”**

- `addi sp,sp,-8`  # reserve space on stack
- `sw ra, 4(sp)`  # save ret addr
- `sw a1, 0(sp)`  # save y
- `mv a1,a0`  # `mult(x,x)`
- `jal mult`  # call `mult`
- `lw a1, 0(sp)`  # restore y
- `add a0,a0,a1`  # `mult()+y`
- `lw ra, 4(sp)`  # get ret addr
- `addi sp,sp,8`  # restore stack
- `jr ra`  

**“pop”**

`mult:` ...

"push" and "pop" stages illustrate the use of the stack for preserving and restoring function contexts.
Where is the Stack in Memory?

- RV32 convention (RV64 and RV128 have different memory layouts)
- Stack starts in high memory and grows down
  - Hexadecimal (base 16): `bfff_fff0_{hex}
- RV32 programs (text segment) in low end
  - `0001_0000_{hex}
- static data segment (constants and other static variables) above text for static variables
  - RISC-V convention global pointer (gp) points to static
  - RV32 gp = `1000_0000_{hex}
- Heap above static for data structures that grow and shrink; grows up to high addresses
RV32 Memory Allocation

sp = bfff fff0_{hex}

Stack

Dynamic data

Static data

1000 0000_{hex}

Text

pc = 0001 0000_{hex}

Reserved

0
Outline

• RISC-V ISA and C-to-RISC-V Review
• Program Execution Overview
• Function Call
• Function Call Example
• And in Conclusion ...
And in Conclusion ...

- Functions called with `jal`, return with `jr ra`.
- The stack is your friend: Use it to save anything you need. Just leave it the way you found it!
- Instructions we know so far...
  - Arithmetic: `add, addi, sub`
  - Memory: `lw, sw, lb, lbu, sb`
  - Decision: `beq, bne, blt, bge`
  - Unconditional Branches (Jumps): `j, jal, jr`
- Registers we know so far
  - All of them!
  - `a0–a7` for function arguments, `a0–a1` for return values
  - `sp`, stack pointer, `ra` return address
  - `s0–s11` saved registers
  - `t0–t6` temporaries
  - `zero`