inst.eecs.berkeley.edu/~cs61c UC Berkeley CS61C : Machine Structures

Lecture 39 – Intra-machine Parallelism

2010-04-30

Head TA Scott Beamer

www.cs.berkeley.edu/~sbeamer

Old-Fashioned Mud-Slinging with Flash



Apple, Adobe, and Microsoft all pointing fingers at each other for Flash's crashes. Apple and Microsoft will back HTML5.



CS61C L39 Intra-machine Parallelism (1)

Beamer, Spring 2010 © UCB

- Parallelism is necessary for performance
 - It looks like it's the future of computing
 - It is unlikely that serial computing will ever catch up with parallel computing
- Software Parallelism
 - Grids and clusters, networked computers
 - MPI & MapReduce two common ways to program
- Parallelism is often difficult
 - Speedup is limited by serial portion of the code and communication overhead



Today

- Superscalars
- Power, Energy & Parallelism
- Multicores
- Vector Processors
- Challenges for Parallelism



- Please don't let today's material confuse what you have already learned about CPU's and pipelining
- When *programmer* is mentioned today, it means whoever is generating the assembly code (so it is probably a compiler)
- Many of the concepts described today are *difficult* to implement, so if it sounds easy, think of possible hazards



Superscalar

- Add more functional units or pipelines to the CPU
- Directly reduces CPI by doing more per cycle
- Consider what if we:
 - Added another ALU
 - Added 2 more read ports to the RegFile
 - Added 1 more write port to the RegFile



Simple Superscalar MIPS CPU





Beamer, Spring 2010 © UCB

Simple Superscalar MIPS CPU (cont.)

- Considerations
 - ISA now has to be changed
 - Forwarding for pipelining now *harder*
- Limitations of our example
 - Programmer must explicitly generate instruction parallel code
 - Improvement only if other instructions can fill slots
 - Doesn't scale well



Superscalars in Practice

- Modern superscalar processors often hide behind a scalar ISA
 - Gives the illusion of a scalar processor
 - Dynamically schedules instructions
 - Tries to fill all slots with useful instructions
 - Detects hazards and avoids them
- Instruction Level Parallelism (ILP)
 - Multiple instructions from same instruction stream in flight at the same time



Examples: pipelining and superscalars

Scaling



Scaling



Energy & Power Considerations





Courtesy: Chris Batten

Energy & Power Considerations





Courtesy: Chris Batten

Parallel Helps Energy Efficiency

• Power ~ $CV^2 f$

Circuit delay is roughly linear with V



William Holt, HOT Chips 2005



CS61C L39 Intra-machine Parallelism (13)

Beamer, Spring 2010 © UCB

Multicore

- Put multiple CPU's on the same die
- Cost of multicore: complexity and slower single-thread execution



- Task/Thread Level Parallelism (TLP)
 - Multiple instructions streams in flight at the same time



Cache Coherence Problem





From: John Lazzaro

Real World Example: IBM POWER7





Administrivia

- Proj3 due tonight at 11:59p
- Performance Contest posted tonight
- Office Hours Next Week
 - Watch website for announcements
- Final Exam Review 5/9, 3-6p, 10 Evans
- Final Exam 5/14, 8-11a, 230 Hearst Gym
 - You get to bring: two 8.5"x11" sheets of handwritten notes + MIPS Green sheet



Flynn's Taxonomy

Classification of Parallel Architectures





CS61C L39 Intra-machine Parallelism (18)

wwww.wikipedia.org

Vector Processors

Vector Processors implement SIMD

- One operation applied to whole vector
 - Not all program can easily fit into this
- Can get high performance and energy efficiency by amortizing instruction fetch
 - Spends more silicon and power on ALUs
- Data Level Parallelism (DLP)
 - Compute on multiple pieces of data with the same instruction stream



Vectors (continued)

- Vector Extensions
 - Extra instructions added to a scalar ISA to provide short vectors
 - Examples: MMX, SSE, AltiVec
- Graphics Processing Units (GPU)
 - Also leverage SIMD
 - Initially very fixed function for graphics, but now becoming more flexible to support general purpose computation



Parallelism at Different Levels

Intra-Processor (within the core)

- Pipelining & superscalar (ILP)
- Vector extensions & GPU (DLP)
- Intra-System (within the box)
 - Multicore multiple cores per socket (TLP)
 - Multisocket multiple sockets per system

Intra-Cluster (within the room)

Multiple systems per rack and multiple racks
 per cluster



Conventional Wisdom (CW) in Computer Architecture

- 1. Old CW: Power is free, but transistors expensive
- New CW: <u>Power wall</u> Power expensive, transistors "free"
 - Can put more transistors on a chip than have power to turn on
- 2. Old CW: Multiplies slow, but loads fast
- New CW: <u>Memory wall</u> Loads slow, multiplies fast
 - 200 clocks to DRAM, but even FP multiplies only 4 clocks
- 3. Old CW: More ILP via compiler / architecture innovation
 - Branch prediction, speculation, Out-of-order execution, VLIW, ...
- New CW: <u>ILP wall</u> Diminishing returns on more ILP
- 4. Old CW: 2X CPU Performance every 18 months
- New CW is <u>Power Wall</u> + <u>Memory Wall</u> + <u>ILP Wall</u> = <u>Brick Wall</u>

Implication: We must go parallel!



Parallelism again? What's different this time?

"This shift toward increasing parallelism is not a triumphant stride forward based on breakthroughs in novel software and architectures for parallelism; instead, this plunge into parallelism is actually a retreat from even greater challenges that thwart efficient silicon implementation of traditional uniprocessor architectures."

– Berkeley View, December 2006

 HW/SW Industry bet its future that breakthroughs will appear before it's too late

view.eecs.berkeley.edu





1) All energy efficient systems are low power

2) My GPU at peak can do more FLOP/s than my CPU





Peer Instruction Answer

- 1) An energy efficient system could peak with high power to get work done and then go to sleep ... FALSE
- 2) Current GPUs tend to have more FPUs than current CPUs, they just aren't as programmable TRUE
- 1) All energy efficient systems are low power
- 2) My GPU at peak can do more FLOP/s than my CPU





"And In conclusion..."

- Parallelism is all about energy efficiency
- Types of Parallelism: ILP, TLP, DLP
- Parallelism already at many levels
- Great opportunity for change

