




**Lecture 31 – Caches II**  
**2008-04-12**

Lecturer SOE  
 Dan Garcia

**MEMRISTOR MEMORY ON ITS WAY...**


HP has begun testing research prototypes of a novel non-volatile memory element, the memristor. They have double the storage density of flash, and has 10x more read-write cycles than flash (10<sup>4</sup> vs 10<sup>3</sup>). Memristors described in Nature are also capable of being memory and logic, how cool is that?



www.technologyreview.com/computing/25018

**Direct-Mapped Cache Terminology**

- All fields are read as unsigned integers.
- Index**
  - specifies the cache index (or "row"/block)
- Tag**
  - distinguishes betw the addresses that map to the same location
- Offset**
  - specifies which byte within the block we want



tag  
to check  
if have  
correct block

index  
to  
select  
block


byte  
offset  
within  
block



**TIO Dan's great cache mnemonic**

**AREA** (cache size, B)  
 = **HEIGHT** (# of blocks) \* **WIDTH** (size of one block, B/block)

$$2^{(H+W)} = 2^H * 2^W$$



**Caching Terminology**

- When reading memory, 3 things can happen:
  - cache hit: cache block is valid and contains proper address, so read desired word
  - cache miss: nothing in cache in appropriate block, so fetch from memory
  - cache miss, block replacement: wrong data is in cache at appropriate block, so discard it and fetch desired data from memory (cache always copy)



**Accessing data in a direct mapped cache**

- Ex.: 16KB of data, direct-mapped, 4 word blocks

Can you work out height, width, area?

- Read 4 addresses

- 0x00000014
- 0x0000001C
- 0x00000034
- 0x00008014

- Memory vals here:

Address (hex)	Value of Word
00000010	a
00000014	b
00000018	c
0000001C	d
...	...
00000030	e
00000034	f
00000038	g
0000003C	h
...	...
00008010	i
00008014	j
00008018	k
0000801C	l
...	...



**Accessing data in a direct mapped cache**

- 4 Addresses:
  - 0x00000014, 0x0000001C, 0x00000034, 0x00008014

- 4 Addresses divided (for convenience) into Tag, Index, Byte Offset fields

00000000000000000000	0000000001	0100
00000000000000000000	0000000001	1100
00000000000000000000	0000000011	0100
00000000000000000010	0000000001	0100
Tag	Index	Offset



### 16 KB Direct Mapped Cache, 16B blocks

- Valid bit: determines whether anything is stored in that row (when computer initially turned on, all entries invalid)

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	0				
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
...	...				
1022	0				
1023	0				

Cal

### 1. Read 0x00000014

- 00000000000000000000 0000000001 0100  
Tag field Index field Offset

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	0				
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
...	...				
1022	0				
1023	0				

Cal

### So we read block 1 (0000000001)

- 00000000000000000000 0000000001 0100  
Tag field Index field Offset

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	0				
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
...	...				
1022	0				
1023	0				

Cal

### No valid data

- 00000000000000000000 0000000001 0100  
Tag field Index field Offset

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	0				
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
...	...				
1022	0				
1023	0				

Cal

### So load that data into cache, setting tag, valid

- 00000000000000000000 0000000001 0100  
Tag field Index field Offset

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
...	...				
1022	0				
1023	0				

Cal

### Read from cache at offset, return word b

- 00000000000000000000 0000000001 0100  
Tag field Index field Offset

Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				
...	...				
1022	0				
1023	0				

Cal

## 2. Read 0x0000001C = 0...00 0..001 1100

▪ 00000000000000000000 000000001 1100

Valid	Tag field	Index field	Offset			
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					

Cal

CSMC L1I Caches II (2)

Gerds, Spring 2010 © UCS

## Index is Valid

▪ 00000000000000000000 000000001 1100

Valid	Tag field	Index field	Offset			
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					

Cal

CSMC L1I Caches II (3)

Gerds, Spring 2010 © UCS

## Index valid, Tag Matches

▪ 00000000000000000000 000000001 1100

Valid	Tag field	Index field	Offset			
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					

Cal

CSMC L1I Caches II (4)

Gerds, Spring 2010 © UCS

## Index Valid, Tag Matches, return d

▪ 00000000000000000000 000000001 1100

Valid	Tag field	Index field	Offset			
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					

Cal

CSMC L1I Caches II (5)

Gerds, Spring 2010 © UCS

## 3. Read 0x00000034 = 0...00 0..011 0100

▪ 00000000000000000000 000000011 0100

Valid	Tag field	Index field	Offset			
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					

Cal

CSMC L1I Caches II (6)

Gerds, Spring 2010 © UCS

## So read block 3

▪ 00000000000000000000 000000011 0100

Valid	Tag field	Index field	Offset			
Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3	
0	0					
1	1	0	d	c	b	a
2	0					
3	0					
4	0					
5	0					
6	0					
7	0					
...						
1022	0					
1023	0					

Cal

CSMC L1I Caches II (7)

Gerds, Spring 2010 © UCS

### No valid data

00000000000000000000 0000000011 0100  
Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	0				
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS5C L11 Caches II (7) ©David, Spring 2010 © UCS

### Load that cache block, return word f

00000000000000000000 0000000011 0100  
Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	1	h	g	f	e
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS5C L11 Caches II (8) ©David, Spring 2010 © UCS

### 4. Read 0x0008014 = 0...10 0..001 0100

00000000000000000010 0000000001 0100  
Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	1	h	g	f	e
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS5C L11 Caches II (9) ©David, Spring 2010 © UCS

### So read Cache Block 1, Data is Valid

00000000000000000010 0000000001 0100  
Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	1	h	g	f	e
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS5C L11 Caches II (10) ©David, Spring 2010 © UCS

### Cache Block 1 Tag does not match (0 != 2)

00000000000000000010 0000000001 0100  
Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	d	c	b	a
2	0				
3	1	h	g	f	e
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS5C L11 Caches II (11) ©David, Spring 2010 © UCS

### Miss, so replace block 1 with new data & tag

00000000000000000010 0000000001 0100  
Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	l	k	j	i
2	0				
3	1	h	g	f	e
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS5C L11 Caches II (12) ©David, Spring 2010 © UCS

### And return word J

000000000000000010 000000001 0100

Valid Tag field Index field Offset

Index	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0				
1	1	l	k	i	i
2	0				
3	1	h	g	f	e
4	0				
5	0				
6	0				
7	0				

10220  
10230

*Cal* CS50C L11 Caches II (28) ©UCS, Spring 2010

### Do an example yourself. What happens?

Chose from: Cache: Hit, Miss, Miss w. replace  
Values returned: a, b, c, d, e, ..., k, l

Read address 0x00000030 ?  
000000000000000000 0000000011 0000

Read address 0x0000001c ?  
000000000000000000 0000000001 1100

Cache

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	1	2	l	k	i	i
2	0					
3	1	0	h	g	f	e
4	0					
5	0					
6	0					
7	0					

*Cal* CS50C L11 Caches II (29) ©UCS, Spring 2010

### Answers

0x00000030 a hit  
Index = 3, Tag matches,  
Offset = 0, value = e

0x0000001c a miss  
Index = 1, Tag mismatch, so  
replace from memory,  
Offset = 0xc, value = d

Since reads, values  
must = memory values  
whether or not cached:

Address (hex)	Value of Word
00000010	a
00000014	b
00000018	c
0000001c	d
...	...
00000030	e
00000034	f
00000038	g
0000003c	h
...	...
00008010	i
00008014	j
00008018	k
0000801c	l
...	...

*Cal* CS50C L11 Caches II (27) ©UCS, Spring 2010

### Peer Instruction

- Mem hierarchies were invented before 1950. (UNIVAC I wasn't delivered 'til 1951)
- If you know your computer's cache size, you can often make your code run faster.

12
a) FF
b) FT
c) TF
d) TT

*Cal* CS50C L11 Caches II (25) ©UCS, Spring 2010

### Peer Instruction

- All caches take advantage of spatial locality.
- All caches take advantage of temporal locality.

12
a) FF
b) FT
c) TF
d) TT

*Cal* CS50C L11 Caches II (26) ©UCS, Spring 2010

### And in Conclusion...

Mechanism for transparent movement of data among levels of a storage hierarchy

- set of address/value bindings
- address ⇒ index to set of candidates
- compare desired address with tag
- service hit or miss
  - load new block and binding on miss

address: tag index offset  
000000000000000000 0000000001 1100

Valid

Index	Valid	Tag	0xc-f	0x8-b	0x4-7	0x0-3
0	0					
1	0	c	d	c	b	a
2	0					
3	0					

*Cal* CS50C L11 Caches II (28) ©UCS, Spring 2010