

inst.eecs.berkeley.edu/~cs61c

UCB CS61C : Machine Structures

Lecture 28 – CPU Design : Pipelining to Improve Performance 2010-04-05

Lecturer SOE Dan Garcia

CATCHING HARDWARE BUGS FASTER


Stanford Researchers have invented a monitoring technique called "Instruction Footprint Recording and Analysis" (IFRA) that collects info about the hardware when it's actually running (as opposed to very slow simulations) to help pinpoint hardware errors. When errors are detected, it takes a "snapshot" of the current state to help reproduce it. It can locate 96% of bugs, 80% w/time & location.




Cal CARCLES

www.technologyreview.com/computing/24933

Review: Single cycle datapath - 5 steps to design a processor Analyze instruction set ⇒ datapath requirements 2. Select set of datapath components & establish clock methodology 3. Assemble datapath meeting the requirements Analyze implementation of each instruction to determine setting of control points that effects the register transfer. 5. Assemble the control logic - Control is the hard part Input Control MIPS makes that easier Instructions same size Source registers always in same place Datapath Output Immediates same size, location Operations always on registers/immed





Processor Performance


- Can we estimate the clock rate (frequency) of our single-cycle processor? We know:
 - 1 cycle per instruction
 - $^{\mbox{\tiny o}}$ $1_{\mbox{\scriptsize W}}$ is the most demanding instruction.
 - $\ ^{\circ}$ Assume these delays for major pieces of the datapath:
 - · Instr. Mem, ALU, Data Mem : 2ns each, regfile 1ns
 - Instruction execution requires: 2 + 1 + 2 + 2 + 1 = 8ns
 - · ⇒ 125 MHz
- What can we do to improve clock rate?
- Will this improve performance as well?
 - We want increases in clock rate to result in programs executing quicker.

361C LSB CPU Design : Placifining to Improve Performance I (5

Garda, Sarina 2010 © UCB

Gotta Do Laundry

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
 - Washer takes 30 minutes







 "Stasher" takes 30 minutes to put clothes into drawers



ciomes into grawers

Garda, Sarina 2010 © U








General Definitions


- Latency: time to completely execute a certain task
 - for example, time to read a sector from disk is disk access time or disk latency
- Throughput: amount of work that can be done over a period of time


















Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instruction rate Nonpipelined Execution: 1w: IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns (recall 8ns for single-cycle processor) Pipelined Execution: Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns

Pipeline Hazard: Matching socks in later load 1 2 AM 11 12 9 10 3030 30 30 30 30 Time B To Subble & B හි 0 \mathfrak{D} Œ d е A depends on D; stall since folder tied up

Problems for Pipelining CPUs

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
 - <u>Structural hazards</u>: HW cannot support some combination of instructions (single person to fold and put clothes away)
 - Control hazards: Pipelining of branches causes later instruction fetches to wait for the result of the branch
 - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)
- These might result in pipeline stalls or "bubbles" in the pipeline.


CSSIC 159 CPU Design : Plysificing to Improve Performance I (89) devota, Spring 2010 e



Structural Hazard #1: Single Memory (2/2)

- Solution:
 - infeasible and inefficient to create second memory
 - (We'll learn about this more next week)
 - so simulate this by having two Level 1 Caches (a temporary smaller [of usually most recently used] copy of memory)
 - have both an L1 Instruction Cache and an L1 Data Cache
 - need more complex hardware to control when both caches miss





Structural Hazard #2: Registers (2/2)

- Two different solutions have been used:
- 1) RegFile access is *VERY* fast: takes less than half the time of ALU stage
 - · Write to Registers during first half of each clock cycle
 - Read from Registers during second half of each clock cycle
- 2) Build RegFile with independent read and write ports
- Result: can perform Read and Write during same clock cycle



Garde Sadas SSS G IV


Peer Instruction

- Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my one shirt.
- Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).

a)	FF	
b)	FT	
c)	TF	
d)	TT	
		•

Things to Remember

- Optimal Pipeline
 - Each stage is executing part of an instruction each clock cycle.
 - One instruction finishes during each clock cycle.
 - On average, execute far more quickly.
- What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.



Sarda, Sarina 2010 © UCB