

inst.eecs.berkeley.edu/~cs61c

# UC Berkeley CS61C : Machine Structures

## Lecture 27 Single-cycle CPU Control

2010-04-02



Lecturer SOE Dan Garcia

[www.cs.berkeley.edu/~ddgarcia](http://www.cs.berkeley.edu/~ddgarcia)


**Success! ⇒**  
The large Hadron collider @ CERN is finally able to get subatomic particles colliding. No Higgs boson particle yet, but stay tuned. 16 years and 10 G\$!



[www.nytimes.com/2010/03/31/science/31collider.html](http://www.nytimes.com/2010/03/31/science/31collider.html)

# Review: A Single Cycle Datapath

- We have everything except control signals



# Recap: Meaning of the Control Signals

- **nPC\_sel:**


“+4” 0  $\Rightarrow PC \leftarrow PC + 4$

“br” 1  $\Rightarrow PC \leftarrow PC + 4 +$

$\{ \text{SignExt}(imm16), 00 \}$


“n”=next

- Later in lecture: higher-level connection between mux and branch condition




# Recap: Meaning of the Control Signals

- **ExtOp:** “zero”, “sign”
- **ALUsrc:** 0  $\Rightarrow$  regB;  
1  $\Rightarrow$  immed
- **ALUctr:** “ADD”, “SUB”, “OR”
- **MemWr:** 1  $\Rightarrow$  write memory
- **MemtoReg:** 0  $\Rightarrow$  ALU; 1  $\Rightarrow$  Mem
- **RegDst:** 0  $\Rightarrow$  “rt”; 1  $\Rightarrow$  “rd”
- **RegWr:** 1  $\Rightarrow$  write register



# RTL: The Add Instruction

---



**add rd, rs, rt**


- **MEM[PC]**      **Fetch the instruction from memory**
- **$R[rd] = R[rs] + R[rt]$**       **The actual operation**
- **$PC = PC + 4$**       **Calculate the next instruction's address**




# Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory:  $\text{Instruction} = \text{MEM}[\text{PC}]$


- same for all instructions



# The Single Cycle Datapath during Add




$$R[rd] = R[rs] + R[rt]$$




# Instruction Fetch Unit at the End of Add

- $PC = PC + 4$ 
  - This is the same for all instructions except: Branch and Jump







# Single Cycle Datapath during Or Immediate?




•  $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




# Single Cycle Datapath during Or Immediate?




•  $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[Imm16]$




# The Single Cycle Datapath during Load?




- $R[rt] = \text{Data Memory } \{R[rs] + \text{SignExt}[imm16]\}$




# The Single Cycle Datapath during Load




- $R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$




# The Single Cycle Datapath during Store?




- **Data Memory {R[rs] + SignExt[imm16]} = R[rt]**




# The Single Cycle Datapath during Store




- Data Memory {R[rs] + SignExt[imm16]} = R[rt]




# The Single Cycle Datapath during Branch?




- if  $(R[rs] - R[rt] == 0)$  then Zero = 1 ; else Zero = 0



# The Single Cycle Datapath during Branch




- if  $(R[rs] - R[rt] == 0)$  then Zero = 1 ; else Zero = 0






# Instruction Fetch Unit at the End of Branch



- if (Zero == 1) then  $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$  ;  
 else  $PC = PC + 4$



- What is encoding of nPC\_sel?
  - Direct MUX select?
  - Branch inst. / not branch
- Let's pick 2nd option

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1

Q: What logic gate?




# Administrivia

---

- **Administrivia?**



# Step 4: Given Datapath: RTL → Control



# A Summary of the Control Signals (1/2)

## inst      Register Transfer

**add**       $R[rd] \leftarrow R[rs] + R[rt];$                        $PC \leftarrow PC + 4$   
**ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC\_sel = "+4"**

**sub**       $R[rd] \leftarrow R[rs] - R[rt];$                        $PC \leftarrow PC + 4$   
**ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC\_sel = "+4"**

**ori**       $R[rt] \leftarrow R[rs] + \text{zero\_ext}(\text{Imm16});$                        $PC \leftarrow PC + 4$   
**ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC\_sel = "+4"**

**lw**       $R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})];$   $PC \leftarrow PC + 4$   
**ALUSrc = Im, Extop = "sn", ALUctr = "ADD",**                      **MemtoReg,**  
**RegDst = rt, RegWr,**                      **nPC\_sel = "+4"**

**sw**       $\text{MEM}[R[rs] + \text{sign\_ext}(\text{Imm16})] \leftarrow R[rs];$   $PC \leftarrow PC + 4$   
**ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC\_sel = "+4"**


**beq**      **if (  $R[rs] == R[rt]$  ) then  $PC \leftarrow PC + \text{sign\_ext}(\text{Imm16}) \parallel 00$  else  $PC \leftarrow PC + 4$**   
**nPC\_sel = "br", ALUctr = "SUB"**



# A Summary of the Control Signals (2/2)

See Appendix A → **func**  
 See Appendix A → **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	<b>add</b>	<b>sub</b>	<b>ori</b>	<b>lw</b>	<b>sw</b>	<b>beq</b>	<b>jump</b>
<b>RegDst</b>	1	1	0	0	x	x	x
<b>ALUSrc</b>	0	0	1	1	1	0	x
<b>MemtoReg</b>	0	0	0	1	x	x	x
<b>RegWrite</b>	1	1	1	1	0	0	0
<b>MemWrite</b>	0	0	0	0	1	0	0
<b>nPCsel</b>	0	0	0	0	0	1	?
<b>Jump</b>	0	0	0	0	0	0	1
<b>ExtOp</b>	x	x	0	1	1	x	x
<b>ALUctr&lt;2:0&gt;</b>	Add	Subtract	Or	Add	Add	Subtract	x



# Boolean Expressions for Controller

---

**RegDst** = add + sub

**ALUSrc** = ori + lw + sw

**MemtoReg** = lw

**RegWrite** = add + sub + ori + lw

**MemWrite** = sw

**nPCsel** = beq

**Jump** = jump

**ExtOp** = lw + sw

**ALUctr[0]** = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)

**ALUctr[1]** = or

*where,*

$\text{rtype} = \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \sim\text{op}_2 \cdot \sim\text{op}_1 \cdot \sim\text{op}_0,$

$\text{ori} = \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \text{op}_3 \cdot \text{op}_2 \cdot \sim\text{op}_1 \cdot \text{op}_0$

$\text{lw} = \text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \sim\text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0$

$\text{sw} = \text{op}_5 \cdot \sim\text{op}_4 \cdot \text{op}_3 \cdot \sim\text{op}_2 \cdot \text{op}_1 \cdot \text{op}_0$

$\text{beq} = \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \text{op}_2 \cdot \sim\text{op}_1 \cdot \sim\text{op}_0$

$\text{jump} = \sim\text{op}_5 \cdot \sim\text{op}_4 \cdot \sim\text{op}_3 \cdot \sim\text{op}_2 \cdot \text{op}_1 \cdot \sim\text{op}_0$

$\text{add} = \text{rtype} \cdot \text{func}_5 \cdot \sim\text{func}_4 \cdot \sim\text{func}_3 \cdot \sim\text{func}_2 \cdot \sim\text{func}_1 \cdot \sim\text{func}_0$


$\text{sub} = \text{rtype} \cdot \text{func}_5 \cdot \sim\text{func}_4 \cdot \sim\text{func}_3 \cdot \sim\text{func}_2 \cdot \text{func}_1 \cdot \sim\text{func}_0$

How do we  
implement this in  
gates?




# Controller Implementation

---



# Peer Instruction



- 1) MemToReg='x' & ALUctr='sub'.  
**SUB** or **BEQ**?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW?  
**RegDst** or **ExtOp**?


	12
a)	SR
b)	SE
c)	BR
d)	BE



# Summary: Single-cycle Processor

## ◦ 5 steps to design a processor

- 1. Analyze instruction set → datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits



# Bonus slides

---

- These are extra slides that used to be included in lecture notes, but have been moved to this, the “bonus” area to serve as a supplement.
- The slides will appear in the order they would have in the normal presentation


# Bonus



# The Single Cycle Datapath during Jump




- **New PC = { PC[31..28], target address, 00 }**



# The Single Cycle Datapath during Jump





- **New PC = { PC[31..28], target address, 00 }**



# Instruction Fetch Unit at the End of Jump



• **New PC = { PC[31..28], target address, 00 }**




How do we modify this to account for jumps?



# Instruction Fetch Unit at the End of Jump



• **New PC = { PC[31..28], target address, 00 }**



## Query

- Can Zero still get asserted?
- Does `nPC_sel` need to be 0?
  - If not, what?

