

**Lecture 27**  
**Single-cycle CPU Control**

2010-04-02








Lecturer SOE Dan Garcia


www.cs.berkeley.edu/~ddgarcia

Success! =>

The large Hadron collider @ CERN is finally able to get subatomic particles colliding. No Higgs boson particle yet, but stay tuned. 16 years and 10 GS!  
 www.nytimes.com/2010/03/31/science/31collider.html




### The Single Cycle Datapath during Add




### Instruction Fetch Unit at the End of Add

- $PC = PC + 4$
- This is the same for all instructions except: Branch and Jump




### Single Cycle Datapath during Or Immediate?

$R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




### The Single Cycle Datapath during Load

$R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{Imm16}]\}$




### The Single Cycle Datapath during Store

$\text{Data Memory} \{R[rs] + \text{SignExt}[\text{Imm16}]\} = R[rt]$



### The Single Cycle Datapath during Branch

• if  $(R[rs] - R[rt]) == 0$  then  $\text{Zero} = 1$ ; else  $\text{Zero} = 0$



### Instruction Fetch Unit at the End of Branch

• if (Zero == 1) then PC = PC + 4 + SignExt[imm16]\*4 ;  
else PC = PC + 4

• What is encoding of nPC\_sel?  
• Direct MUX select?  
• Branch inst. / not branch  
• Let's pick 2nd option

Q: What logic gate?

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1

CS61C L27 Single-Cycle CPU Control (17) Garcia, Spring 2010 © UCB

### Step 4: Given Datapath: RTL → Control

CS61C L27 Single-Cycle CPU Control (19) Garcia, Spring 2010 © UCB

### A Summary of the Control Signals (1/2)

inst Register Transfer

add R[rd] ← R[rs] + R[rt]; PC ← PC + 4  
ALUSrc = RegB, ALUctr = "ADD", RegDst = rd, RegWr, nPC\_sel = "+4"

sub R[rd] ← R[rs] - R[rt]; PC ← PC + 4  
ALUSrc = RegB, ALUctr = "SUB", RegDst = rd, RegWr, nPC\_sel = "+4"

ori R[rt] ← R[rs] + zero\_ext(Imm16); PC ← PC + 4  
ALUSrc = Im, Extop = "Z", ALUctr = "OR", RegDst = rt, RegWr, nPC\_sel = "+4"

lw R[rt] ← MEM[ R[rs] + sign\_ext(Imm16) ]; PC ← PC + 4  
ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemtoReg, RegDst = rt, RegWr, nPC\_sel = "+4"

sw MEM[ R[rs] + sign\_ext(Imm16) ] ← R[rs]; PC ← PC + 4  
ALUSrc = Im, Extop = "sn", ALUctr = "ADD", MemWr, nPC\_sel = "+4"

beq if ( R[rs] == R[rt] ) then PC ← PC + sign\_ext(Imm16) || 00 else PC ← PC + 4  
nPC\_sel = "br", ALUctr = "SUB"

CS61C L27 Single-Cycle CPU Control (20) Garcia, Spring 2010 © UCB

### A Summary of the Control Signals (2/2)

See Appendix A

func	10 0000	10 0010	We Don't Care :-)				
op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	?
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x

R-type: op rs rt rd shamt funct add, sub  
I-type: op rs rt immediate ori, lw, sw, beq  
J-type: op target address jump

CS61C L27 Single-Cycle CPU Control (21) Garcia, Spring 2010 © UCB

### Boolean Expressions for Controller

RegDst = add + sub  
ALUSrc = ori + lw + sw  
MemtoReg = lw  
RegWrite = add + sub + ori + lw  
MemWrite = sw  
nPCsel = beq  
Jump = jump  
ExtOp = lw + sw  
ALUctr[0] = sub + beq (assume ALUctr is 00 ADD, 01: SUB, 10: OR)  
ALUctr[1] = or

where,

rtype = ~op<sub>2</sub> \* ~op<sub>4</sub> \* ~op<sub>3</sub> \* ~op<sub>2</sub> \* ~op<sub>1</sub> \* ~op<sub>0</sub>  
ori = ~op<sub>2</sub> \* ~op<sub>4</sub> \* op<sub>3</sub> \* op<sub>2</sub> \* ~op<sub>1</sub> \* op<sub>0</sub>  
lw = op<sub>2</sub> \* ~op<sub>4</sub> \* ~op<sub>3</sub> \* ~op<sub>2</sub> \* op<sub>1</sub> \* op<sub>0</sub>  
sw = op<sub>2</sub> \* ~op<sub>4</sub> \* op<sub>3</sub> \* ~op<sub>2</sub> \* op<sub>1</sub> \* op<sub>0</sub>  
beq = ~op<sub>2</sub> \* ~op<sub>4</sub> \* ~op<sub>3</sub> \* op<sub>2</sub> \* ~op<sub>1</sub> \* ~op<sub>0</sub>  
jump = ~op<sub>2</sub> \* ~op<sub>4</sub> \* ~op<sub>3</sub> \* ~op<sub>2</sub> \* op<sub>1</sub> \* ~op<sub>0</sub>

add = rtype \* func<sub>5</sub> \* ~func<sub>4</sub> \* ~func<sub>3</sub> \* ~func<sub>2</sub> \* ~func<sub>1</sub> \* ~func<sub>0</sub>  
sub = rtype \* func<sub>5</sub> \* ~func<sub>4</sub> \* ~func<sub>3</sub> \* ~func<sub>2</sub> \* func<sub>1</sub> \* ~func<sub>0</sub>


How do we implement this in gates?

CS61C L27 Single-Cycle CPU Control (22) Garcia, Spring 2010 © UCB

### Controller Implementation

CS61C L27 Single-Cycle CPU Control (23) Garcia, Spring 2010 © UCB

### Peer Instruction



- 1) MemToReg='x' & ALUctr='sub'.  
SUB or BEQ?
- 2) ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW?  
RegDst or ExtOp?


- a) SR
- b) SE
- c) BR
- d) BE

Garcia, Spring 2010 © UCB

### Summary: Single-cycle Processor

#### 5 steps to design a processor

1. Analyze instruction set → datapath requirements
2. Select set of datapath components & establish clock methodology
3. Assemble datapath meeting the requirements
4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
5. Assemble the control logic
  - Formulate Logic Equations
  - Design Circuits




CS61C L27 Single-Cycle CPU Control (25)

Garcia, Spring 2010 © UCB

### The Single Cycle Datapath during Jump

- J-type op target address jump
- New PC = { PC[31..28], target address, 00 }




CS61C L27 Single-Cycle CPU Control (27)

Garcia, Spring 2010 © UCB

### The Single Cycle Datapath during Jump

- J-type op target address jump
- New PC = { PC[31..28], target address, 00 }




CS61C L27 Single-Cycle CPU Control (28)

Garcia, Spring 2010 © UCB

### Instruction Fetch Unit at the End of Jump

- J-type op target address jump
- New PC = { PC[31..28], target address, 00 }




CS61C L27 Single-Cycle CPU Control (29)

Garcia, Spring 2010 © UCB

### Instruction Fetch Unit at the End of Jump

- J-type op target address jump
- New PC = { PC[31..28], target address, 00 }



CS61C L27 Single-Cycle CPU Control (30)

Garcia, Spring 2010 © UCB