


Combinational Logic

- FSMs had states and transitions
- How do we get from one state to the next?
- Answer: Combinational Logic



CS61C L22 Representations of Combinatorial Logic Circuits (7)

Eric, Spring 2010 © UCB

Truth Tables

a	b	c	d	y
0	0	0	0	F(0,0,0,0)
0	0	0	1	F(0,0,0,1)
0	0	1	0	F(0,0,1,0)
0	0	1	1	F(0,0,1,1)
0	1	0	0	F(0,1,0,0)
0	1	0	1	F(0,1,0,1)
0	1	1	0	F(0,1,1,0)
0	1	1	1	F(0,1,1,1)
1	0	0	0	F(1,0,0,0)
1	0	0	1	F(1,0,0,1)
1	0	1	0	F(1,0,1,0)
1	0	1	1	F(1,0,1,1)
1	1	0	0	F(1,1,0,0)
1	1	0	1	F(1,1,0,1)
1	1	1	0	F(1,1,1,0)
1	1	1	1	F(1,1,1,1)



CS61C L22 Representations of Combinatorial Logic Circuits (8)

Eric, Spring 2010 © UCB

TT Example #1: 1 iff one (not both) a,b=1


a	b	y
0	0	0
0	1	1
1	0	1
1	1	0



CS61C L22 Representations of Combinatorial Logic Circuits (9)

Eric, Spring 2010 © UCB

TT Example #2: 2-bit adder



A	B	C
$a_1 a_0$	$b_1 b_0$	$c_2 c_1 c_0$
00	00	000
00	01	001
00	10	010
00	11	011
01	00	001
01	01	010
01	10	011
01	11	100
10	00	010
10	01	011
10	10	100
10	11	101
11	00	011
11	01	100
11	10	101
11	11	110

How Many Rows?



CS61C L22 Representations of Combinatorial Logic Circuits (10)

Eric, Spring 2010 © UCB

TT Example #3: 32-bit unsigned adder

A	B	C
000 ... 0	000 ... 0	000 ... 00
000 ... 0	000 ... 1	000 ... 01
.	.	.
.	.	.
.	.	.
111 ... 1	111 ... 1	111 ... 10

How Many Rows?



CS61C L22 Representations of Combinatorial Logic Circuits (11)

Eric, Spring 2010 © UCB

TT Example #4: 3-input majority circuit

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1



CS61C L22 Representations of Combinatorial Logic Circuits (12)

Eric, Spring 2010 © UCB

Logic Gates (1/2)

AND		ab	c
		00	0
		01	0
		10	0
OR		ab	c
		00	0
		01	1
		10	1
	11	1	
NOT		a	b
		0	1
		1	0




CS61C L22 Representations of Combinatorial Logic Circuits (13)

Eric, Spring 2010 © UCB

And vs. Or review – Dan's mnemonic

AND Gate



Definition

A	B	C
0	0	0
0	1	0
1	0	0
1	1	1



CS61C L22 Representations of Combinatorial Logic Circuits (14)

Eric, Spring 2010 © UCB

Logic Gates (2/2)

XOR		ab	c
		00	0
		01	1
		10	1
	11	0	
NAND		ab	c
		00	1
		01	1
		10	1
	11	0	
NOR		ab	c
		00	1
		01	0
		10	0
	11	0	



CS61C L22 Representations of Combinatorial Logic Circuits (15)

Eric, Spring 2010 © UCB

2-input gates extend to n-inputs

• N-input XOR is the only one which isn't so obvious

• It's simple: XOR is a 1 iff the # of 1s at its input is odd ⇒

a	b	c	y
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1



CS61C L22 Representations of Combinatorial Logic Circuits (16)

Eric, Spring 2010 © UCB

Truth Table ⇒ Gates (e.g., majority circ.)

a	b	c	y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1




CS61C L22 Representations of Combinatorial Logic Circuits (17)


Eric, Spring 2010 © UCB

Truth Table ⇒ Gates (e.g., FSM circ.)

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



or equivalently...



CS61C L22 Representations of Combinatorial Logic Circuits (18)

Eric, Spring 2010 © UCB


Administrivia

- Midterm has been graded and will be handed out in lecture Monday.
- Students that provide the best solution to each problem will be asked to demonstrate their solution in class on Monday.
- Next week's discussion TAs will answer more questions you have for the midterm




Boolean Algebra

- George Boole, 19th Century mathematician
- Developed a mathematical system (algebra) involving logic
 - later known as "Boolean Algebra"
- Primitive functions: AND, OR and NOT
- The power of BA is there's a one-to-one correspondence between circuits made up of AND, OR and NOT gates and equations in BA



+ means OR, • means AND, \bar{x} means NOT

Boolean Algebra (e.g., for majority fun.)




$$y = a \cdot b + a \cdot c + b \cdot c$$

$$y = ab + ac + bc$$




Boolean Algebra (e.g., for FSM)

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1




or equivalently...



$$y = \overline{PS_1} \cdot \overline{PS_0} \cdot \text{INPUT}$$



BA: Circuit & Algebraic Simplification




original circuit

$$\begin{aligned} y &= ((ab) + a) + c \\ &= ab + a + c \\ &= a(b + 1) + c \\ &= a(1) + c \\ &= a + c \end{aligned}$$

equation derived from original circuit

algebraic simplification



simplified circuit

**BA also great for circuit verification
Circ X = Circ Y?
use BA to prove!**



Laws of Boolean Algebra

$x \cdot \bar{x} = 0$	$x + \bar{x} = 1$	complementarity laws of 0's and 1's
$x \cdot 0 = 0$	$x + 1 = 1$	
$x \cdot 1 = x$	$x + 0 = x$	identities
$x \cdot x = x$	$x + x = x$	idempotent law
$x \cdot y = y \cdot x$	$x + y = y + x$	commutativity
$(xy)z = x(yz)$	$(x + y) + z = x + (y + z)$	associativity
$x(y + z) = xy + xz$	$x + yz = (x + y)(x + z)$	distribution
$xy + x = x$	$(x + y)x = x$	uniting theorem
$\bar{x}y + x = x + y$	$(\bar{x} + y)x = xy$	uniting theorem v.2
$\bar{x} \cdot \bar{y} = \overline{x + y}$	$\overline{\bar{x} + \bar{y}} = x \cdot y$	DeMorgan's Law



Boolean Algebraic Simplification Example

$$\begin{aligned}
 y &= ab + a + c \\
 &= a(b + 1) + c && \text{distribution, identity} \\
 &= a(1) + c && \text{law of 1's} \\
 &= a + c && \text{identity}
 \end{aligned}$$



Canonical forms (1/2)


abc	y
$\bar{a} \cdot \bar{b} \cdot \bar{c}$	000 1
$\bar{a} \cdot \bar{b} \cdot c$	001 1
	010 0
	011 0
$a \cdot \bar{b} \cdot \bar{c}$	100 1
	101 0
$a \cdot b \cdot \bar{c}$	110 1
	111 0

Sum-of-products (ORs of ANDs)



Canonical forms (2/2)

$$\begin{aligned}
 y &= \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + a\bar{b}\bar{c} + ab\bar{c} \\
 &= \bar{a}\bar{b}(\bar{c} + c) + a\bar{c}(\bar{b} + b) && \text{distribution} \\
 &= \bar{a}\bar{b}(1) + a\bar{c}(1) && \text{complementarity} \\
 &= \bar{a}\bar{b} + a\bar{c} && \text{identity}
 \end{aligned}$$



Peer Instruction

- A. $(a+b) \cdot (\bar{a}+b) = b$
- B. N-input gates can be thought of cascaded 2-input gates. I.e., $(a \Delta bc \Delta d \Delta e) = a \Delta (bc \Delta (d \Delta e))$ where Δ is one of AND, OR, XOR, NAND
- C. You can use NOR(s) with clever wiring to simulate AND, OR, & NOT

ABC
1: FFF
2: FFT
3: FTF
4: FTT
5: TFF
6: TFT
7: TTF
8: TTT

Peer Instruction Answer

- A. $(a+b) \cdot (\bar{a}+b) = a\bar{a}+ab+b\bar{a}+bb = 0+b(a+\bar{a})+b = b+b = b$ **TRUE**
- B. (next slide)
- C. You can use NOR(s) with clever wiring to simulate AND, OR, & NOT.
 - o $\text{NOR}(a,a) = \overline{a+a} = \overline{aa} = \bar{a}$
 - o Using this NOT, can we make a NOR an OR? An And? **TRUE**

ABC
1: FFF
2: FFT
3: FTF
4: FTT
5: TFF
6: TFT
7: TTF
8: TTT



Peer Instruction Answer (B)

- B. N-input gates can be thought of cascaded 2-input gates. I.e., $(a \Delta bc \Delta d \Delta e) = a \Delta (bc \Delta (d \Delta e))$ where Δ is one of AND, OR, XOR, NAND...**FALSE**

Let's confirm!

CORRECT 3-input				
XYZ	AND	OR	XOR	NAND
000	0	0	0	1
001	0	1	1	1
010	0	1	1	1
011	0	1	0	1
100	0	1	1	1
101	0	1	0	1
110	0	1	0	1
111	1	1	1	0

CORRECT 2-input				
YZ	AND	OR	XOR	NAND
00	0	0	0	1
01	0	1	1	1
10	0	1	1	1
11	1	1	0	0



“And In conclusion...”

- Pipeline big-delay CL for faster clock
- Finite State Machines extremely useful
 - You’ll see them again in 150, 152 & 164
- Use this table and techniques we learned to transform from 1 to another

