# inst.eecs.berkeley.edu/~cs61c CS61C:Machine Structures

#### Lecture #21 State Elements: Circuits that Remember

Hello to James Muerle in the back row

#### 2010-3-09

Long Wei

inst.eecs.berkeley.edu/~cs61c-te



#### Steam comes to Macs





40 SEM 1 P

CS61C L21 State Elements : Circuits that Remember (1)

- ISA is very important abstraction layer
  - Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- Circuit delays are fact of life
- Two types of circuits:
  - Stateless Combinational Logic (&,I,~)
  - State circuits (e.g., registers)




- 1. As a place to store values for some indeterminate amount of time:
  - Register files (like \$1-\$31 on the MIPS)
  - Memory (caches, and main memory)
- 2. Help control the flow of information between combinational logic blocks.
  - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.



#### **Accumulator Example**

Why do we need to control the flow of information?




#### **Assume:**

- Each X value is applied in succession, one per cycle.
- After n cycles the sum is present on S.



#### First try...Does this work?




#### Nope!

Reason #1... What is there to control the next iteration of the 'for' loop? Reason #2... How do we say: 'S=0'?




#### Second try...How about this?



Register is used to hold up the transfer of data to adder.

CS61C L21 State Elements : Circuits that Remember (6)

# **Register Details...What's inside?**




- n instances of a "Flip-Flop"
- Flip-flop name because the output flips and flops between and 0,1
- D is "data", Q is "output"
- Also called "d-type Flip-Flop"




What's the timing of a Flip-flop? (1/2)

- Edge-triggered d-type flip-flop
  - This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."




What's the timing of a Flip-flop? (2/2)


- Edge-triggered d-type flip-flop
  - This one is "positive edge-triggered"
- "On the rising edge of the clock, the input d is sampled and transferred to the output. At all other times, the input d is ignored."
- Example waveforms (more detail):



# Accumulator Revisited (proper timing 1/2)




- Reset input to register is used to force it to all zeros (takes priority over D input).
- S<sub>i-1</sub> holds the result of the i<sup>th</sup>-1 iteration.
- Analyze circuit timing starting at the output of the register.






# Accumulator Revisited (proper timing 2/2)



# **Maximum Clock Frequency**




What is the maximum frequency of this circuit?

# Max Delay = Setup Time + CLK-to-Q Delay + CL Delay



CS61C L21 State Elements : Circuits that Remember (12)

# **Pipelining to improve performance (1/2)**




Note: delay of 1 clock cycle from input to output. Clock period limited by propagation delay of adder/shifter.

CS61C L21 State Elements : Circuits that Remember (13)

Long Wei, Spring 2010 © UCB

# **Pipelining to improve performance (2/2)**





Long Wei, Spring 2010 © UCB


#### **Recap of Timing Terms**

- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable before the rising edge of the CLK
- Hold Time when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge
- Flip-flop one bit of state that samples every rising edge of the CLK
- Register several bits of state that samples on rising edge of CLK or on LOAD




# **Finite State Machines (FSM) Introduction**

- You have seen FSMs in other classes.
- Same basic idea.
- The function can be represented with a "state transition diagram".
- With combinational logic and registers, any FSM can be implemented in hardware.








on each clock cycle the machine checks the inputs and moves to a new state and produces a new output...

CS61C L21 State Elements : Circuits that Remember (17)

Long Wei, Spring 2010 © UCB

# Hardware Implementation of FSM


... Therefore a register is needed to hold the a representation of which state the machine is in. Use a unique bit pattern for each state.



CS61C L21 State Elements : Circuits that Remember (18)

# Hardware for FSM: Combinational Logic

Next lecture we will discuss the detailed implementation, but for now can look at its functional specification, truth table form.




#### Truth table...

PS	Input	NS	Output
00	0	00	0
00	1	01	0
01	0	00	0
01	1	10	0
10	0	00	0
10	1	00	1



# **General Model for Synchronous Systems**



- Collection of CL blocks separated by registers.
- Registers may be back-to-back and CL blocks may be back-toback.
- Feedback is optional.
- Clock signal(s) connects only to clock input of registers.





# A. HW feedback akin to SW recursion

#### B. The period of a usable synchronous circuit is greater than the CLK-to-Q delay


C. You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

	ABC
<b>A</b> :	FFF
<b>B</b> :	FTF
<b>C</b> :	TFF
D:	TTF
<b>E</b> :	$\mathbf{T}\mathbf{T}\mathbf{T}$

Wei, Spring 2010 © UCB

# **Peer Instruction Answer**

- A. It needs 'base case' (reg reset), way to step from i to i+1 (use register + clock). True!
- B. If not, will loose data! True!
- C. How many states would it have? Say it's n. How does it know when n+1 bits have been seen? False!
- A. HW feedback akin to SW recursion
- B. The period of a usable synchronous circuit is greater than the CLK-to-Q delay
- C. You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.



"And In conclusion..."

- State elements are used to:
  - Build memories
  - Control the flow of information between other state elements and combinational logic
- D-flip-flops used to build registers
- Clocks tell us when D-flip-flops change
  - Setup and Hold times important
- We pipeline long-delay CL for faster clock
- Finite State Machines extremely useful
  - You'll see them again 150,152, 164, 172...

