

Review

- •ISA is very important abstraction layer
 - · Contract between HW and SW
- Clocks control pulse of our circuits
- Voltages are analog, quantized to 0/1
- · Circuit delays are fact of life
- Two types of circuits:
 - Stateless Combinational Logic (&,I,~)
 - · State circuits (e.g., registers)



Uses for State Elements


- 1. As a place to store values for some indeterminate amount of time:
 - Register files (like \$1-\$31 on the MIPS)
 - Memory (caches, and main memory)
- 2. Help control the flow of information between combinational logic blocks.
 - State elements are used to hold up the movement of information at the inputs to combinational logic blocks and allow for orderly passage.



First try...Does this work?

Accumulator Example

Why do we need to control the flow of information?



Want:

for (i=0;i<n;i++)

 $s = s + x_i$


Assume:


- · Each X value is applied in succession, one per cycle.
- · After n cycles the sum is present on S.





Nope! Reason #1... What is there to control the next iteration of the 'for' loop?


Reason #2... How do we say: 'S=0'?























Recap of Timing Terms


- Clock (CLK) steady square wave that synchronizes system
- Setup Time when the input must be stable before the rising edge of the CLK
- Hold Time when the input must be stable after the rising edge of the CLK
- "CLK-to-Q" Delay how long it takes the output to change, measured from the rising edge
- Flip-flop one bit of state that samples every rising edge of the CLK
- Register several bits of state that samples on rising edge of CLK or on LOAD

CS61C L21 State Elements : Circuits

Long Wei, Spring 2010 © U

Finite State Machines (FSM) Introduction


- You have seen FSMs in other classes.
- · Same basic idea.
- The function can be represented with a "state transition diagram".
- With combinational logic and registers, any FSM can be implemented in hardware.








CS61C L21 State Elements : Circuits that Remember (16)

Long Wei, Spring 2010 © U









Peer Instruction

- A. HW feedback akin to SW recursion
- B. The period of a usable synchronous circuit is greater than the CLK-to-Q delay

ABC A: FFF B: FTF C: TFF D: TTF

C. You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

Peer Instruction Answer

- It needs 'base case' (reg reset), way to step from i to i+1 (use register + clock).
- B. If not, will loose data!
- How many states would it have? Say it's n. How does it know when n+1 bits have been seen?
- A. HW feedback akin to SW recursion
- B. The period of a usable synchronous circuit is greater than B: FTF the CLK-to-Q delay
- ABC A: FFF D: TTF
- C. You can build a FSM to signal when an equal number of 0s and 1s has appeared in the input.

"And In conclusion..."

- · State elements are used to:
 - Build memories
 - Control the flow of information between other state elements and combinational logic
- · D-flip-flops used to build registers
- · Clocks tell us when D-flip-flops change
 - · Setup and Hold times important
- · We pipeline long-delay CL for faster clock
- · Finite State Machines extremely useful
 - · You'll see them again 150,152, 164, 172...