# CS61C Final Review <br> David Poll, David Jacobs, Michael Le 

## "What's with all these 1s and Os?"

 David Jacobs
## 1001001000001000 <br> 1111111111111111

They're a two's complement integer!
"What's with all these 1s and Os?"

| 1001 | 0010 | 0000 | 1000 |
| :--- | :--- | :--- | :--- |
| Its negative! |  |  |  |
| 1111 | 1111 | 1111 | 1111 |
| Invert bits and add 1 |  |  |  |

0110110111110111

$(-1) \mathrm{x}\left(6 \times 16^{\wedge} 7+11 \times 16^{\wedge} 6+15 \times 16^{\wedge} 5+7 \times 16^{\wedge} 4+\right.$
0000000000000001 oxi6 $^{\wedge} 3+$ oxi6 $^{\wedge} 2+$ oxi $^{\wedge}{ }_{1}+$ xx16 $\left.^{\wedge} 0\right)$


They're a floating point number!

## "What's with all these 1s and Os?"

Sign Exponent Fraction/Significand

- 10010010000010001111111111111111

$=-4.323 \times 10^{\wedge}(-28) \quad$ Expressed in binary


Fall 2006 CS61C Final Review, David Poll, David

They're a MIPS instruction!
"What's with all these 1s and Os?" opcode rs rt immediate
-100100 1000001000111111111111111
It's an I-type!
According to your green sheet...
opcode $36 \longrightarrow \mathrm{lbu}$ \$rt, imm (\$rs)
$\$ 16$ is $\$$ so and $\$ 8$ is $\$$ to

$$
\begin{gathered}
\$ t 0 \\
\text { lbu \$se, } \\
\text { \$so } \\
\text { (\$to }
\end{gathered}
$$

They're 32 separate logical values!

## "What's with all these 1s and Os?"

The disk isn't ready to be read.

- 1001001000001000111111111111111

The stove is on

## I showered today

Interrupts are enabled

## If there's one thing you learn...

## N bits can represent $2^{\wedge} \mathrm{N}$ things

## Eand Memory

Get an n-element array of things


Don't forget to free it later. free(array);

Problem!
typedef struct node \{
int value;
struct node* next;
\} ~ i n t ; ~
stack push(stack stint val)\{
1/ resepue space
/l set values
// return new node
typedef int * stack;
int peek(stack s)\{
// return value
\}
stack pop(stack stint * val)\{
//change $\qquad$
I/ Free entry on top
I/ return the next one
\}

## Problem!

typedef struct node \{
int value;
struct node* next;
\} ~ i n t ; ~
typedef int * stack;
int peek(stack s)\{ return s->value;
\}
end temp
stack push(stack stint val)\{
int * new = (ant *)
\}

```
malloc (sizeof(ent));
new->value = val;
new->next = s;
return new;
```

return new;

```
return new;
            malloc (sizeof(ent));
```

            malloc (sizeof(ent));
    ```
-
\}
stack pop(stack s, int * val)\{
    ent * temp = s->next; temp. next
*val = s->value;
    free (s);
    return temp; \(S \rightarrow\)


310

\section*{Memory Management}
- First fit
- Allocate the first available chunk big enough
- Next fit
- Allocate the first chunk after the last one allocated
- Best fit
- Allocate the smallest chunk capable of satisfying the request


\section*{Memory Management}
- Free List
- Linked list of free chunks, use first/next/best fit
- Slab Allocator
- Fixed number of \(2^{\wedge} n\) sized chunks, can use a bitmap to track. Free list for larger requests.
- Buddy Allocator
- \(2^{\wedge} \mathrm{n}\) chunks can merge with their "buddy" to make a \(2^{\wedge}(\mathrm{n}+1)\) chunk. Free list for larger requests.


Fall 2006 CS61C Final Review, David Poll, David

\section*{Automatic Memory Management}
- Reference Counting
- Keep track of pointers to each malloc'd chunk. Free when references \(=0\).
- Mark and Sweep
- Recursively follow "root set" of pointers, marking accessible chunks. Free unreachable chunks in place.
- Copying
- Split memory into two pieces. Mark reachable chunks as above, then copy and defragment into other half.

Sum: addiu \$sp, \$sp, -8
Prologue

Body

Epilogue
sw \(\$ \mathrm{~s} 0,4(\$ \mathrm{sp)}\)
add \(\$ \mathrm{~s} 0, \$ \mathrm{a} 0, \$ 0 \quad\) Argument addiu \$a0, \$a0, -1 registers jal Sum
add \$v0, \$v0, \$s0
lw \(\$ s \theta, 4(\$ s p) \longrightarrow \begin{gathered}\text { Return } \\ \text { value }\end{gathered}\)
lw \$ra, 0(\$sp)
addiu \$sp, \$sp, 8
jr \$ra \(\longleftarrow \underset{\text { Return }}{\text { address }}\)

Fall 2006 CS61C Final Review, David Poll, David

Problem!
typedef struct node \{
Push:
int value; // offset 0
strict node* next; //offset 4
\} ~ i n t ; ~
stack push(stack s, int val)\{
int \(*\) new \(=(\) int \(*)\)
new->value = val;
new->next = s;
return new;
\}
malloc (sizeof(ent));
li \$a0, 8
jul malloc
"Ilikekties!"
- Dave jr\$ra


Fall 2006 CS6ıC Final Review, David Poll, David Jacobs, Michael Le

\section*{Problem!}
typedef struct node \{
Push: addiu \$sp, \$sp, -12
int value; // offset 0
strict node* next; //offset 4
\} ~ i n t ; ~

stack push(stack s, int val)\{
int * new \(=(\) int *)
            malloc (sizeof(ent));
new->value = val;
new->next = s;
return new;
\}

\section*{C program: foo.c} MAL Compiler

Assembly program: foo.s
Assembler
MAL
Object(mach lang module): foo.o
exe Linker \(=---\) lib.o \(* 0\)
Executable(mach lang pgm): a.out

\section*{Loader}
 Jacobs, Michall Le VICIIOI

\section*{Ok, I get it. But how does it work?!}

Michael Le

\section*{Problem}

You have been hired to build a plate spinning controller for a robot. The robot can only handle the following orientations of a plate:
lean left, balanced, lean right, broken
In addition, there is a wind factor: strong left, left, right, strong right

Depending on the situation, the robot will respond by pushing the plate left or right, spin the plate, or do nothing.

How would you begin designing this circuit?

Finite State Machine
A general approach to designing one
1. Identify the states orientation
2. Identify the inputs wind, currorient
3. Identify the outputs new oriental ation
4. Identify the transitions run through every seen aria

\section*{Finite State Machine}

A general approach to designing one
1. Identify the states

Orientation
2. Identify the inputs Wind, Current State
3. Identify the outputs

Action, Next State
4. Identify the transitions

Find all
possible combos

\section*{Additional Problem Information} The robot will respond as follows:
- If the wind is strong, the orientation shifts two steps.
- This means, Left + Strong Left \(=\) Broken Plate
- Robot spins plate only when plate returns to the balanced state due to the wind
- Once plate is broken, controller does nothing

\section*{What does the FSM look like?}

\section*{Inputs}
- CurrentState
- Left, Right, Balance, Broken
- Wind
- Strong Left, Left, Right, Strong Right

Outputs
- NextState
- Left, Right, Balance, Broken
- Action
- Push left, spin, push right, do nothing

The robot will respond as follows:
- If the wind is strong, the orientation shifts two steps.
- This means, Left + Strong Left is a Broken Plate
- Robot spins plate only when plate returns to the balanced state due to the wind
- Once plate is broken, controller does nothing

Partial
Solution to the FSM


\section*{What Next?}
- Now that we have an FSM, what do we do now?

\section*{Building Truth Tables}

Two general methods
- Running through every combination of the inputs
- If an input/output is multiple bits, break treat each bit as an individual input
- Follow all the transition arcs of your FSM

Solution to the Truth Table


Fall 2006 CS61C Final Review, David Poll, David
Jacobs, Michael Le

\section*{Going from Truth Table to Circuit}
- Canonical Sums of Products
- For each output, OR every combination that produces a true value
- Each combination depends on AND'ed inputs
- Commonly known as the Brute-Force method otherwise
- For example, for majority circuit
\[
\begin{gathered}
A B \bar{C} \quad \bar{A} B C \quad A \bar{B} C \\
M a j(A, B, C)= \\
=A \cdot B+B \cdot C+A \cdot C+A \cdot B \cdot C
\end{gathered}
\]

\section*{Develop your Expressions}
- Using your truth table, determine the expressions for Next \({ }_{1}\), Next \({ }_{\mathrm{o}}\), Act \(_{1}\), and Act \({ }_{\mathrm{o}}\).

\section*{Brute Force Result}
\[
\begin{aligned}
& \mathrm{Next}_{1}= \overline{\mathrm{C}}_{1} \mathrm{C}_{0} \bar{W}_{1} \bar{W}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{W_{1}} \mathrm{~W}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \mathrm{~W}_{1} \overline{\mathrm{~W}_{0}}+ \\
& \mathrm{C}_{1} \mathrm{C}_{0} \mathrm{~W}_{1} \bar{W}_{0}+\mathrm{C}_{1} \mathrm{C}_{0} \bar{W}_{1} \mathrm{~W}_{0}+\mathrm{C}_{1} \mathrm{C}_{0} \bar{W}_{1} \bar{W}_{0}
\end{aligned}
\]
\[
\text { Next }_{0}=\bar{C}_{1} \mathrm{C}_{0} \overline{W_{1}} \bar{W}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \bar{W}_{1} \mathrm{~W}_{0}+\mathrm{C}_{1}{\overline{\mathrm{C}_{0}} \overline{\mathrm{~W}} \bar{W}_{0}}+
\]
\[
\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \mathrm{~W}_{1} \mathrm{~W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \mathrm{~W}_{1} \mathrm{~W}_{0}+\mathrm{C}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}
\]
\[
\mathrm{Act}_{1}=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}}_{1} \overline{\mathrm{~W}}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \bar{W}_{1} \mathrm{~W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \overline{\mathrm{~W}}_{1} \mathrm{~W}_{0}
\]
\[
\text { Act }_{0}=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}}_{1} \bar{W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \bar{W}_{1} \bar{W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \bar{W}_{1} \mathrm{~W}_{0}
\]

\section*{Reflecting on Brute Force}
- Easy, but ugly.
- Sometimes not the optimal solution
- What can we do to get a more elegant result?

\section*{Boolean Algebra: Elegant Solution}

Use Boolean Algebra and simplify vour expressions!
\[
\begin{array}{ccl}
x \cdot \bar{x}=0 & x+\bar{x}=1 & \text { complementarity } \\
x \cdot 0=0 & x+1=1 & \text { laws of 0's and 1's } \\
x \cdot 1=x & x+0=x & \text { identities } \\
x \cdot x=x & x+x=x & \text { idempotent law } \\
x \cdot y=y \cdot x & x+y=y+x & \text { commutativity } \\
(x y) z=x(y z) & (x+y)+z=x+(y+z) & \text { associativity } \\
x(y+z)=x y+x z & x+y z=(x+y)(x+z) & \text { distribution } \\
x y+x=x & \underline{(x+y) x=x} & \text { uniting theorem } \\
\overline{x \cdot y}=\bar{x}+\bar{y} & (x+y)=\bar{x} \cdot \bar{y} & \text { DeMorgan's Law }
\end{array}
\]

\section*{Elegant Solution}
\[
\begin{aligned}
& \text { Next }=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \overline{\mathrm{~W}}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \mathrm{~W}_{1} \overline{\mathrm{~W}_{0}}+ \\
& \mathrm{C}_{1} \overline{\mathrm{C}}_{0} \bar{W}_{1} \overline{\mathrm{~W}}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}+\mathrm{C}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \overline{\mathrm{~W}}_{0} \\
& \text { Next }=\bar{C}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}}_{1} \bar{W}_{0}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \bar{W}_{1} \bar{W}_{0}+ \\
& \mathrm{C}_{1} \overline{\mathrm{C}_{0}} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}_{0}} \mathrm{~W}_{1} \mathrm{~W}_{0}+\mathrm{C}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}
\end{aligned}
\]

Brute Force
Simplified
Next \(_{1}=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}}_{1}+\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \overline{\mathrm{~W}}_{1}+\mathrm{C}_{1} \overline{\mathrm{~W}}_{1} \overline{\mathrm{~W}}_{0}\) Next \(_{0}=\overline{\mathrm{C}_{1} \mathrm{C}_{0}} \overline{\mathrm{~W}_{1}}+\mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}+\mathrm{C}_{1} \overline{\mathrm{~W}}_{1} \overline{\mathrm{~W}}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \mathrm{~W}_{0}\)

\section*{Elegant Solution}
\[
\begin{aligned}
& \text { Act }_{1}=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}}_{1} \overline{\mathrm{~W}_{0}}+\overline{\mathrm{C}_{1}} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}_{0}} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0} \\
& \text { Act }_{0}=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \overline{\mathrm{~W}_{0}}+\mathrm{C}_{1} \overline{\mathrm{C}_{0}} \overline{\mathrm{~W}_{1}} \overline{\mathrm{~W}_{0}}+\mathrm{C}_{1} \overline{\mathrm{C}_{0}} \overline{\mathrm{~W}_{1}} \mathrm{~W}_{0}
\end{aligned}
\]

\section*{Brute Force}

Simplified
\[
\begin{aligned}
& \mathrm{Act}_{1}={\overline{\mathrm{C}_{1} \mathrm{C}_{0}} \overline{\mathrm{~W}}_{1}+\mathrm{C}_{1} \overline{\mathrm{C}_{0}} \overline{\mathrm{~W}}_{1} \mathrm{~W}_{0}}^{\mathrm{Act}_{0}=\overline{\mathrm{C}}_{1} \mathrm{C}_{0} \overline{\mathrm{~W}_{1}} \bar{W}_{0}+\mathrm{C}_{1} \overline{\mathrm{C}}_{0} \overline{\mathrm{~W}}_{1}}
\end{aligned}
\]

\section*{Expressions to Gates}
- With your expressions, conversion to gates is mechanical using the sums of products approach
- Each term becomes an AND gate
- Collect the output of the appropriate AND gate into an OR


The remaining circuits...
- They are quite trivial and I'm sure you didn't want me to draw them for you
Don't forget about registers!
- they one used to bold state

\section*{SDS Review}
- Master SDS is all about mastering the Trifecta \({ }^{\circ}\)

- It is possible to transition from any state to any other state. However, the ease of this transition is dependent on the complexity of the problem

Fall 2006 CS61C Final Review, David Poll, David

\section*{Single Cycle CPU Design}

Fall 2006 CS61C Final Review, David Poll, David

\section*{Tasks a CPU must do}
- Fetch an instruction
- Decode the instruction
- Get values from registers and set control lines
- Execute instruction (arithemetic) A
- Meddle with Memory, if necessary \(M\)
- Record result of instruction
- a.k.a. register write back

\section*{Building/Extending a CPU Datapath}
1. Determine what function you want to do
- I want to support adding of two registers
2. Determine what you have to work with
- I have registers, muxes, gates, and lots of wires
3. Formulate a plan of bringing data from where it is \(\star\) found to where it is needed
- I need to move data from registers to an ALU
4. Execute your plan
5. Determine Control Signals

\section*{Applying Those Steps If I have the following \(C\) code:}
*p = z + 4;

Converting it to MIPS would produce
\[
\begin{aligned}
& \text { addi } \$ t 0, \quad z, 4 \\
& \text { sw } \$ t 0,0(p)
\end{aligned}
\]

Let's suppose you want to do this in \(\underline{1}\) instruction

\section*{Step 1 - Determine function}

\section*{Step 1 - Determine function}

I want to add two values and store them into memory

\section*{Step 1 - Determine function}

I want to add two values and store them into memory

As a guidance, lets layout what the datapath must do
\(5 \stackrel{\frac{2}{1}}{\frac{1}{\operatorname{Mem}[\mathrm{R}[\mathrm{rs}]]}}=\mathrm{R}[\mathrm{rt}] \stackrel{4}{4} \stackrel{3}{+}\) SignExtImmed
RTL=register translation language

\section*{Step 2 - Determine what is available}

\section*{Step 2 - Determine what is available}


\section*{Step 3 - Formulate Plan}

\section*{Step 3 - Formulate Plan}
1. Add R[rt] to SignExtImmed
2. Send \(\mathrm{R}[\mathrm{rt}]+\) SignExtImmed to Memory Data
3. Send R[rs] to Memory Addr

\section*{Step 4 - Execute Plan}


\section*{Step 5 - Set Control Lines}

\section*{Control Value Control Value}
\begin{tabular}{|c|c|c|c|}
\hline nPC_sel & normal & ExtOp & Sign \\
\hline RegDst & X & MemWr & 1 \\
\hline RegWrite & 0 & MemToReg & X \\
\hline ALUCtrl & X & MemDataSrc & 1 \\
\hline ALUSrc & X & MemAddrSrc & 1 \\
\hline
\end{tabular}

\section*{Things to Keep in Mind}
- There is more than one way to modify datapath to produce same result
- If you split a line leading into an input, you need to use a mux.
- Send original line into o
- Send new line into 1

\section*{Pipelining}

Fall 2006 CS6ıC Final Review, David Poll, David

\section*{Pipelining Problems}
- Hazards
- Structural: Using some type of circuit two different ways, at the same time
- Data: Instruction depends on result of prior instruction
- Control: Later instruction fetches delayed to wait for result of branch

\section*{Solving Hazards}
- Structural
- add hardware, use other properties
- Control
- do things earlier such as with branches
- delay slot compromise
- Data
- use forwarding, interlocking at worst case warding

\section*{Data Dependencies and Forwarding}
- Data Dependency
- Needing data at decode when updated data has not reached register write back
- Forwarding

- moving data from one stage to another
- Exception is R to D - not considered forwarding because no new wire is laid down

Two methods for determining data dependencies and forwarding
1. If arrows are drawn starting from end (right side) of \(R\) to stage where data is needed in a later instruction, then the arrow represents data dependency
2. If arrows are drawn starting from when data is first available (right side of stage) to where data is absolutely needed (left side of stage), arrow represents data dependency and forwarding possibility

\section*{Arrow Drawing Guidelines}

\section*{(for method 2)}
- Only draw arrow only if R of updated value of register does not line up on top to the left of \(D\)
- Arrows should never span more than 3 instructions (red arrow bad)
addi \(\$ t 0, \$ t 0,0\)
add \(\$ t 1, \$ t 1, \$ t 0\)
sub \(\$ t 2, \$ t 1, \$ a 0\)
and \(\$ t 3, \$ t 0, \$ a 1\)
ori \(\$ t 4, \$ t 0, \$ t 1\)


D
F


\section*{Pitfalls in arrow drawing}
- Pay attention to how registers are used
- Not all instructions update registers (i.e. sw)
- Some instructions use registers two different ways
- lw/sw uses one register for address, the other for data
- Method \#1 generally has arrows going left
- Arrow going to the right means no data dependency
- Method \#2 generally has arrows going right;
- Arrow going to the left for \#2 means forwarding won't help; meaning you must stall the pipeline (i.e. do interlock)

\section*{Branch Delay Slot}
- Any instruction that follows a branch instruction occupies that slot
- That instruction is executed \(\mathbf{1 0 0 \%}\) of the time, unless we have advanced pipelining logic (pipeline flushing, out of order execution, etc).
- Unless we tell you otherwise, there is NO advanced pipeline logic.

\section*{Infamous Example}

How many clock cycles would it take to run the following code at left, if the pipelined MIPS CPU had all solutions to control and data hazards as discussed in class (branch delay slot, load interlock, register forwarding)?
\begin{tabular}{|c|c|c|c|c|}
\hline & addi & \$1, & \$0, & 2 \\
\hline \multirow[t]{8}{*}{loop:} & add & \$0, & \$0, & \$0 \\
\hline & beq & \$1, & \$0, & done \\
\hline & add & \$4, & \$3, & \$2 \\
\hline & add & \$5, & \$4, & \$3 \\
\hline & add & \$6, & \$5, & \$ 4 \\
\hline & addi & \$1, & \$1, & -1 \\
\hline & beq & \$0, & \$0, & loop \\
\hline & addi & \$1, & \$1, & -1 \\
\hline \multirow[t]{2}{*}{done:} & beq & \$0, & \$0, & exit \\
\hline & addi & \$1, & \$0, & 3 \\
\hline exit: & addi & \$1, & \$0, & 1 \\
\hline
\end{tabular}

\section*{Infamous Example}


\section*{Infamous Example}


Fall 2006 CS61C Final Review, David Poll, David Jacobs, Michael Le

\section*{More Pipelining Practice}
- How many cycles are needed to execute the following code:
- CPU has
- no forwarding units
- will interlock on any hazard
- no delayed branch
- 2nd stage branch compare
- instructions are not fetched until compare happens
- memory CAN be read/written on the same cycle same registers CAN be read/written on the same cycle


\section*{More Pipelining Practice}
- How many cycles are needed to execute the following code:
- CPU has
- all forwarding units
- will interlock on any hazard
- delayed branch
- 2nd stage branch compare memory CAN be read/written on the same cycle
- same registers CAN be read/written on the same cycle

\section*{More Pipelining Practice}


\section*{What else?}

\section*{David Poll}


Fall 2006 CS61C Final Review, David Poll, David Jacobs, Michael Le

Index
Example
DM
Cache

- 1 NiB Virtual Memory Space,
- 32 KiB Addressable Memory, 32 KiB Physical Memory 1 KiB Cache Size, 3 bit PPN 128 B Block Size, LRU Replacement, 2-way set associative 8 bit
\(0 \times 20008\) 0x204D0
\begin{tabular}{l|l|l|}
\hline UPS & offset \\
\hline JPN & PPS
\end{tabular}
1)
\[
\begin{array}{ll}
0 \rightarrow 0 & 000 C \\
20 \rightarrow 1 & 1000 \\
10 \rightarrow 2 & 2000 \\
& 1200
\end{array}
\]



Fall 2006 CS61C Final Review, David Poll, David Jacobs, Michael Le

\section*{VM/Caches}
- What happens when we switch processes?
- Problem with Page Tables? (where are they?)
- AMAT
- AMAT \(=\) Hit Time \(+(\) Miss \%) x (AMAT for Miss)
- Give an expression for AMAT of a system with VM (with TLB) and Cache

\section*{Performance}
- CPU Time (CPI)
- Example:
- Memory Read - \(10 \%\), CPI = \(18=1.8\)
- Memory Write - 15\%, CPI = 20 3.0
- ALU - 30\%, CPI = 1
- Branch \(-45 \%\), CPI \(=2\)
- Overall CPI?

- CPU Speed \(=1\) GHz, 1 Million instructions, CPU Time?
- Cache added. Memory Read/Write halved. Improvement?
- Megahertz Myth
\[
1 \times 10^{9 \mathrm{cyc} / \mathrm{s}} \mathrm{~s}
\]
- What determines performance?
\[
\frac{6 \times 10^{6} \text { cycles }}{1 \times 10^{9}}=6 \times 10^{-3}
\]
- Polling
- Are we there yet?
- Interrupts
- Wake me when we get there.
- Memory Mapped I/O

\section*{Networks}
- Sharing vs. Switching
- Half-duplex vs. Full-duplex
- Packets
- Header
- Payload
- Trailer
- Ack?
- TCP/IP

\section*{Packet - E-mail Example}
\begin{tabular}{|l|l|l|}
\hline Header & \begin{tabular}{l} 
Sender's IP address \\
Receiver's IP address \\
Protoco \\
Packet number
\end{tabular} & 96 bits \\
\hline Payload & Data & 896 bits \\
\hline Trailer & \begin{tabular}{l} 
Data to show end \\
of packet \\
Error correction
\end{tabular} & 32 bits \\
\hline
\end{tabular}

Q2000 How Stuff Works

\section*{Disks}
- Latency:
- Seek Time + Rotation Time + Transfer Time + Controller Overhead


Fall 2006 CS61C Final Review, David Poll, David

\section*{RAID}
- RAID-o
- Striped
- RAID-1
- Mirrored
- RAID-4
- Striped, parity drive
- RAID-5

- Striped, striped parity


圈

\section*{Parallelization}
- Why?
- Distributed Computing
- Parallel Processing
- Amdahl's law
- Time >= s+1/p
- Speedup <= \(1 / \mathrm{s}\)

\section*{Conclusion}

\section*{Questions on the Sp-04 Final?}```

