




Historical Trivia • First MIPS design did not interlock and stall on load-use data hazard • Real reason for name behind MIPS: Microprocessor without Interlocked Pipeline Stages • Word Play on acronym for Millions of Instructions Per Second, also called MIPS


Garcia, Fall 2005 © UCB


CS61C L20 Introduction to Pipelined Execution, pt II (11)


























wired.com/news/technology/bugs/0,2924,69355,00.html


Garcia, Fall 2005 © UCB


on to Pipelined Execution, pt II (21)

CS61C L20 Int












rcia, Fall 2005 @ UCB





CS61C | 20

lined Execution, pt II (27)









Pee	r Instruction (1/2)	
Assume pipeline load haz	1 instr/clock, delayed branch, 5 stag , forwarding, interlock on unresolved , ards (after 10 ³ loops, so pipeline full)	e 1 2 3
Loop:	<pre>lw \$t0, 0(\$s1) addu \$t0, \$t0, \$s2 sw \$t0, 0(\$s1) addiu \$s1, \$s1, -4 bne \$s1, \$zero, Loop nop</pre>	4 5 7 8
•How ma loop iter	any pipeline stages (clock cycles) per ration to execute this code?	9 10 205 © UCB

Pee	r Instruction (2/2)	
Assume pipeline, load haz Rewrite (clock cy	1 instr/clock, delayed branch, 5 stage forwarding, interlock on unresolved ards (after 10 ³ loops, so pipeline full). this code to reduce pipeline stages (cles) per loop to as few as possible.	1 2 2
Loop:	<pre>lw \$t0, 0(\$s1) addu \$t0, \$t0, \$s2 sw \$t0, 0(\$s1) addiu \$s1, \$s1, -4 bne \$s1, \$zero, Loop nop</pre>	3 4 5 6 7 8
•How many pipeline stages (clock cycles) per loop iteration to execute this code?		9 10

