# inst.eecs.berkeley.edu/~cs61c CS61C : Machine Structures

#### Lecture #19 Introduction to Pipelined Execution





There is one handout today at the front and back of the room!

Lecturer PSOE, new dad Dan Garcia

www.cs.berkeley.edu/~ddgarcia

IBM slows light down!  $\Rightarrow$ 

IBM has created a chip that slows the speed of light down, which can lead to optical computers with fewer heat problems than current silicon designs!





news.zdnet.com/IBM+slows+light,+readies+it+for+networking/2100-9584\_22-5928541.html CS61C L19 Introduction to Pipelined Execution (1) Garcia, Fall 2005 © UCB

# **Review: Single cycle datapath**

## °5 steps to design a processor

- 1. Analyze instruction set => datapath <u>requirements</u>
- 2. <u>Select</u> set of datapath components & establish clock methodology
- 3. <u>Assemble</u> datapath meeting the requirements
- 4. <u>Analyze</u> implementation of each instruction to determine setting of control points that effects the register transfer.

   Processor
- 5. <u>Assemble</u> the control logic
- <sup>°</sup>Control is the hard part

## ° MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location





# **Review (1/3)**

- Datapath is the hardware that performs operations necessary to execute programs.
- Control instructs datapath on what to do next.
- Datapath needs:
  - access to storage (general purpose registers and memory)
  - computational ability (ALU)
  - helper hardware (local registers and PC)



- Five stages of datapath (executing an instruction):
  - 1. Instruction Fetch (Increment PC)
  - 2. Instruction Decode (Read Registers)
  - 3. ALU (Computation)
  - 4. Memory Access
  - **5. Write to Registers**
- ALL instructions must go through ALL five stages.



#### **Review Datapath**





## Outline

- Pipelining Analogy
- Pipelining Instruction Execution
- Hazards



## **Gotta Do Laundry**

- Ann, Brian, Cathy, Dave each have one load of clothes to wash, dry, fold, and put away
- ° Washer takes 30 minutes
- ° Dryer takes 30 minutes
- ° "Folder" takes 30 minutes
- "Stasher" takes 30 minutes to put clothes into drawers











**Sequential Laundry** 



**Pipelined Laundry** 





Garcia, Fall 2005 © UCB

- Latency: time to completely execute a certain task
  - for example, time to read a sector from disk is disk access time or disk latency
- Throughput: amount of work that can be done over a period of time



## **Pipelining Lessons (1/2)**



- Pipelining doesn't help <u>latency</u> of single task, it helps <u>throughput</u> of entire
   workload
- <u>Multiple</u> tasks operating simultaneously using different resources
- Potential speedup = <u>Number pipe stages</u>
- Time to "<u>fill</u>" pipeline and time to "<u>drain</u>" it reduces speedup: 2.3X v. 4X in this example

## **Pipelining Lessons (2/2)**



- Suppose new Washer takes 20 minutes, new Stasher takes 20 minutes. How much faster is pipeline?
- Pipeline rate limited by <u>slowest</u> pipeline stage
- Unbalanced lengths of pipe stages also reduces speedup

## **Steps in Executing MIPS**

- 1) **IFetch**: Fetch Instruction, Increment PC
- 2) <u>Decode</u> Instruction, Read Registers
- 3) <u>Execute</u>: Mem-ref: Calculate Address Arith-log: Perform Operation

#### 4) Memory: Load: Read Data from Memory Store: Write Data to Memory

# 5) Write Back: Write Data to Register



## **Pipelined Execution Representation**



 Every instruction must take same number of steps, also called pipeline "<u>stages</u>", so some will go idle sometimes



#### **Review: Datapath for MIPS**







CS61C L19 Introduction to Pipelined Execution (15)

Garcia, Fall 2005 © UCB

#### **Graphical Pipeline Representation**

## (In Reg, right half highlight read, left half write) Time (clock cycles)



CS61C L19 Introduction to Pipelined Execution (16)

## Example

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instr rate
- Nonpipelined Execution:
  - Iw : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
  - add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns
- Pipelined Execution:
  - Max(IF,Read Reg,ALU,Memory,Write Reg) = 2 ns



#### **Pipeline Hazard:** Matching socks in later load



A depends on D; stall since folder tied up



CS61C L19 Introduction to Pipelined Execution (18)



#### • Any administrivia?



## **Problems for Computers**

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
  - <u>Structural hazards</u>: HW cannot support this combination of instructions (single person to fold and put clothes away)
  - <u>Control hazards</u>: Pipelining of branches & other instructions <u>stall</u> the pipeline until the hazard; "<u>bubbles</u>" in the pipeline
  - <u>Data hazards</u>: Instruction depends on result of prior instruction still in the pipeline (missing sock)



## Structural Hazard #1: Single Memory (1/2)



Garcia, Fall 2005 © UCB

# **Structural Hazard #1: Single Memory (2/2)**

# Solution:

- infeasible and inefficient to create second memory
- (We'll learn about this more next week)
- so simulate this by having two Level 1
   <u>Caches</u> (a temporary smaller [of usually most recently used] copy of memory)
- have both an L1 Instruction Cache and an L1 Data Cache
- need more complex hardware to control when both caches miss



#### **Structural Hazard #2: Registers (1/2)**



Can't read and write to registers simultaneously CS61C L19 Introduction to Pipelined Execution (23) Garcia, Fall 2005 © UCB

#### **Structural Hazard #2: Registers (2/2)**

- Fact: Register access is VERY fast: takes less than half the time of ALU stage
- Solution: introduce convention
  - always Write to Registers during first half of each clock cycle
  - always Read from Registers during second half of each clock cycle
  - Result: can perform Read and Write during same clock cycle



## **Control Hazard: Branching (1/7)**



**Control Hazard: Branching (2/7)** 

- We put branch decision-making hardware in ALU stage
  - therefore two more instructions after the branch will *always* be fetched, whether or not the branch is taken
- Desired functionality of a branch
  - if we do not take the branch, don't waste any time and continue executing normally
  - if we take the branch, don't execute any instructions after the branch, just go to the desired label



## **Control Hazard: Branching (3/7)**

- Initial Solution: Stall until decision is made
  - insert "no-op" instructions: those that accomplish nothing, just take time
  - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)



## **Control Hazard: Branching (4/7)**

## • Optimization #1:

- move asynchronous comparator up to Stage 2
- as soon as instruction is decoded (Opcode identifies is as a branch), immediately make a decision and set the value of the PC (if necessary)
- Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
- Side Note: This means that branches are idle in Stages 3, 4 and 5.



## **Control Hazard: Branching (5/7)**

Insert a single no-op (bubble)



CS61C L19 Introduction to Pipelined Execution (29)

## **Control Hazard: Branching (6/7)**

#### Optimization #2: Redefine branches

- Old definition: if we take the branch, none of the instructions after the branch get executed by accident
- New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed (called the branch-delay slot)



# **Control Hazard: Branching (7/7)**

#### Notes on Branch-Delay Slot

- Worst-Case Scenario: can always put a no-op in the branch-delay slot
- Better Case: can find an instruction preceding the branch which can be placed in the branch-delay slot without affecting flow of the program
  - re-ordering instructions is a common method of speeding up programs
  - compiler must be very smart in order to find instructions to do this
  - usually can find such an instruction at least 50% of the time



- Jumps also have a delay slot...

#### **Example: Nondelayed vs. Delayed Branch**

Nondelayed Branch	<b>Delayed Branch</b>
or \$8, \$9,\$10	add \$1 ,\$2,\$3
add \$1 ,\$2,\$3	sub \$4, \$5,\$6
sub \$4, \$5,\$6	beq \$1, \$4, Exit
beq \$1, \$4, Exit	or \$8, \$9,\$10
xor \$10, \$1,\$11	xor \$10, \$1,\$11
Exit: Exi	.t:



- A. Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my shirt.
- B. Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).
- C. We can <u>rely on compilers</u> to help us avoid data hazards by reordering instrs.

ABC 1: FFF 2: FFT 3: FTF 4: FTT 5: TFF 6: TFT 7: TTF 8. TTT



## **Peer Instruction Answer**

- A. <u>Throughput</u> better, not execution time
- B. "...longer pipelines do usually mean faster clock, but branches cause problems!
- C. "they happen too often & delay too long." <u>Forwarding!</u> (e.g, Mem  $\Rightarrow$  ALU)
- A. Thanks to pipelining. I have reduced the time it took me to wash my him
- B. Longer proelines are always a win (since less work per stage & a faste clock).
- C. We can <u>rely on compiler</u> to help us avoid data hat ards of reprdering in surs.



ABC

FFF

FFT

ידידי

 $\mathbf{FTT}$ 

ччч

TFT

ጥጥፑ

ጥጥጥ

**4** ·

5.

6:

**Things to Remember (1/2)** 

- Optimal Pipeline
  - Each stage is executing part of an instruction each clock cycle.
  - One instruction finishes during each clock cycle.
  - On average, execute far more quickly.
- What makes this work?
  - Similarities between instructions allow us to use same stages for all instructions (generally).
  - Each stage takes about the same amount of time as all others: little wasted time.



Things to Remember (2/2)

- Pipelining is a BIG IDEA
  - widely used concept
- What makes it less than perfect?
  - Structural hazards: suppose we had only one cache?
     ⇒ Need more HW resources
  - Control hazards: need to worry about branch instructions?
     ⇒ Delayed branch



 Data hazards: an instruction depends on a previous instruction?