

Review: Single cycle datapath

- °5 steps to design a processor
- 1. Analyze instruction set => datapath requirements
- 2. <u>Select</u> set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- register transfer.

 5. <u>Assemble</u> the control logic

 Control
- °Control is the hard part
- °MIPS makes that easier
- · Instructions same size
- · Source registers always in same place
- · Immediates same size, location

Operations always on registers/immediates

Garcia, Fall 2005 © U

Input

Review (1/3)

- Datapath is the hardware that performs operations necessary to execute programs.
- Control instructs datapath on what to do next.
- Datapath needs:
 - access to storage (general purpose registers and memory)
 - · computational ability (ALU)
 - · helper hardware (local registers and PC)




Garcia, Fall 2005 © U

Review (2/3)

- Five stages of datapath (executing an instruction):
 - 1. Instruction Fetch (Increment PC)
 - 2. Instruction Decode (Read Registers)
 - 3. ALU (Computation)
 - 4. Memory Access
 - 5. Write to Registers
- •ALL instructions must go through ALL five stages.



Garcia, Fall 2005 © U





Outline


- Pipelining Analogy
- Pipelining Instruction Execution
- Hazards





Garcia, Fall 2005 © UC














Steps in Executing MIPS

1) IFetch: Fetch Instruction, Increment PC

2) Decode Instruction, Read Registers

3) Execute:


Mem-ref: Calculate Address Arith-log: Perform Operation


4) Memory:


Load: Read Data from Memory Store: Write Data to Memory

5) Write Back: Write Data to Register










Example

- Suppose 2 ns for memory access, 2 ns for ALU operation, and 1 ns for register file read or write; compute instr rate
- Nonpipelined Execution:
 - · Iw : IF + Read Reg + ALU + Memory + Write Reg = 2 + 1 + 2 + 2 + 1 = 8 ns
 - add: IF + Read Reg + ALU + Write Reg = 2 + 1 + 2 + 1 = 6 ns
- Pipelined Execution:
 - Max(IF,Read Reg,ALU,Memory,Write Reg)

Execution (17) Garcia, Fall 2005 ©



Administrivia

Any administrivia?



cia, Fall 2005 ©


Problems for Computers

- Limits to pipelining: <u>Hazards</u> prevent next instruction from executing during its designated clock cycle
 - Structural hazards: HW cannot support this combination of instructions (single person to fold and put clothes away)
 - Control hazards: Pipelining of branches & other instructions stall the pipeline until the hazard; "bubbles" in the pipeline
 - Data hazards: Instruction depends on result of prior instruction still in the pipeline (missing sock)



CS61C L19 Introduction to Pipelined Execution (20)

arcia. Fall 2005 © U



Structural Hazard #1: Single Memory (2/2)

- Solution:
 - infeasible and inefficient to create second memory
 - (We'll learn about this more next week)
 - so simulate this by having two Level 1
 Caches (a temporary smaller [of usually most recently used] copy of memory)
 - have both an L1 <u>Instruction Cache</u> and an L1 <u>Data Cache</u>
 - need more complex hardware to control when both caches miss



CS&1C L19 Introduction to Pinelined Execution (22)

Garcia, Fall 2005 © I


Structural Hazard #2: Registers (1/2) ī Time (clock cycles) n s SW t r. lnstr 1 0 Instr 2 Instr 3 d е instr 4 Çan't read and write to registers simultaneously

Structural Hazard #2: Registers (2/2)

- Fact: Register access is VERY fast: takes less than half the time of ALU stage
- Solution: introduce convention
 - always Write to Registers during first half of each clock cycle
 - always Read from Registers during second half of each clock cycle
 - Result: can perform Read and Write during same clock cycle



Garcia, Fall 2005 © UCI



Control Hazard: Branching (2/7)

- We put branch decision-making hardware in ALU stage
 - therefore two more instructions after the branch will always be fetched, whether or not the branch is taken
- Desired functionality of a branch
 - if we do not take the branch, don't waste any time and continue executing normally
 - if we take the branch, don't execute any instructions after the branch, just go to the desired label



CS61C L19 Introduction to Pipelined Execution (26)

rcia. Fall 2005 © U

Control Hazard: Branching (3/7)

- Initial Solution: Stall until decision is made
 - insert "no-op" instructions: those that accomplish nothing, just take time
 - Drawback: branches take 3 clock cycles each (assuming comparator is put in ALU stage)



arcia. Fall 2005 © U

Control Hazard: Branching (4/7)

- Optimization #1:
 - move asynchronous comparator up to Stage 2
 - as soon as instruction is decoded (Opcode identifies is as a branch), immediately make a decision and set the value of the PC (if necessary)
 - Benefit: since branch is complete in Stage 2, only one unnecessary instruction is fetched, so only one no-op is needed
 - Side Note: This means that branches are idle in Stages 3, 4 and 5.




CS61C L19 Introduction to Pipelined Execution (28)

Garcia, Fall 2005 © I

Control Hazard: Branching (5/7)

Insert a single no-op (bubble)



 e •Impact: 2 clock cycles per branch r instruction \Rightarrow slow



iarcia, Fall 2005 © UCE

Control Hazard: Branching (6/7)

- Optimization #2: Redefine branches
 - Old definition: if we take the branch, none of the instructions after the branch get executed by accident
 - New definition: whether or not we take the branch, the single instruction immediately following the branch gets executed (called the branch-delay slot)




Garcia, Fall 2005 © UC

Control Hazard: Branching (7/7)

- Notes on Branch-Delay Slot
 - Worst-Case Scenario: can always put a no-op in the branch-delay slot
 - Better Case: can find an instruction preceding the branch which can be placed in the branch-delay slot without affecting flow of the program
 - re-ordering instructions is a common method of speeding up programs
 - compiler must be very smart in order to find instructions to do this
 - usually can find such an instruction at least 50% of the time
 - Jumps also have a delay slot...

in to Pipelined Execution (31) Garcia, Fall 20



Peer Instruction

- A. Thanks to pipelining, I have <u>reduced the time</u> it took me to wash my shirt.
- B. Longer pipelines are <u>always a win</u> (since less work per stage & a faster clock).
- C. We can <u>rely on compilers</u> to help us avoid data hazards by reordering instrs.



ABC
1: FFF
2: FFT
3: FTF
4: FTT
5: TFF

5: TFF 6: TFT 7: TTF 8: TTT

Things to Remember (1/2)

- Optimal Pipeline
 - Each stage is executing part of an instruction each clock cycle.
 - One instruction finishes during each clock cycle.
 - · On average, execute far more quickly.
- · What makes this work?
 - Similarities between instructions allow us to use same stages for all instructions (generally).
 - Each stage takes about the same amount of time as all others: little wasted time.



CS61C L19 Introduction to Pipelined Execution (35)

Garcia Eall 2005 © III

Things to Remember (2/2)

- Pipelining is a BIG IDEA
 - · widely used concept
- What makes it less than perfect?
 - Structural hazards: suppose we had only one cache?
 - ⇒ Need more HW resources
 - Control hazards: need to worry about branch instructions?
 ⇒ Delayed branch
 - Data hazards: an instruction depends on

a previous instruction?

Garcia, Fall 2005 © UCE