

Lecture #18
Single Cycle CPU Control



CPS
today!

2005-11-02

There is one handout today at the front and back of the room!


Lecturer PSOE, new dad Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Data Transfer Record! ⇒

A Japanese company (Kansai Electric) claims fiber-optic cables on power-transmitting steel towers have achieved 1 Terabit/sec, 100 times faster than normal.

5:00:00 send
2 hr movie




5:00:01 get
2 hr movie
(**< 1 second!**)



Summary: A Single Cycle Datapath


- Rs, Rt, Rd, Imed16 connected to datapath
- We have everything except control signals



An Abstract View of the Critical Path


- This affects how much you can overclock your PC!

Critical Path (Load Operation) =
 Delay clock through PC (FFs) +
 Instruction Memory's Access Time +
 Register File's Access Time, +
 ALU to Perform a 32-bit Add +
 Data Memory Access Time +
 Stable Time for Register File Write




Recap: Meaning of the Control Signals

- **nPC_MUX_sel:** 0 \Rightarrow PC \leftarrow PC + 4
 1 \Rightarrow PC \leftarrow PC + 4 +
 {SignExt(Im16), 00 }
- Later in lecture: higher-level connection between mux and branch cond




Recap: Meaning of the Control Signals

- **ExtOp:** “zero”, “sign”
- **ALUsrc:** 0 \Rightarrow regB;
1 \Rightarrow immed
- **ALUctr:** “add”, “sub”, “or”
- **MemWr:** 1 \Rightarrow write memory
- **MemtoReg:** 0 \Rightarrow ALU; 1 \Rightarrow Mem
- **RegDst:** 0 \Rightarrow “rt”; 1 \Rightarrow “rd”
- **RegWr:** 1 \Rightarrow write register



RTL: The Add Instruction



add rd, rs, rt


- **MEM[PC]** **Fetch the instruction from memory**
- **$R[rd] = R[rs] + R[rt]$** **The actual operation**
- **$PC = PC + 4$** **Calculate the next instruction's address**




Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: $\text{Instruction} = \text{MEM}[\text{PC}]$


- same for all instructions



The Single Cycle Datapath during Add




• $R[rd] = R[rs] + R[rt]$




Instruction Fetch Unit at the End of Add


- **PC = PC + 4**
 - This is the same for all instructions except:
Branch and Jump




Single Cycle Datapath during Or Immediate?




- $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




Single Cycle Datapath during Or Immediate?




• $R[rt] = R[rs] \text{ OR } \text{ZeroExt}[\text{Imm16}]$




The Single Cycle Datapath during Load?




- $R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$




The Single Cycle Datapath during Load




- $R[rt] = \text{Data Memory} \{R[rs] + \text{SignExt}[\text{imm16}]\}$




The Single Cycle Datapath during Store?




- **Data Memory {R[rs] + SignExt[imm16]} = R[rt]**




The Single Cycle Datapath during Store




- **Data Memory {R[rs] + SignExt[imm16]} = R[rt]**




The Single Cycle Datapath during Branch?




- if $(R[rs] - R[rt] == 0)$ then Zero = 1 ; else Zero = 0




The Single Cycle Datapath during Branch




- if $(R[rs] - R[rt] == 0)$ then Zero = 1 ; else Zero = 0



Instruction Fetch Unit at the End of Branch



- if (Zero == 1) then $PC = PC + 4 + \text{SignExt}[\text{imm16}] * 4$;
 else $PC = PC + 4$



- What is encoding of nPC_sel?
 - Direct MUX select?
 - Branch / not branch
- Let's pick 2nd option

Q: What logic gate?

nPC_sel	zero?	MUX
0	x	0
1	0	0
1	1	1




Administrivia

- **Any Administrivia?**



Step 4: Given Datapath: RTL \Rightarrow Control



A Summary of the Control Signals (1/2)

inst Register Transfer

ADD $R[rd] \leftarrow R[rs] + R[rt];$ $PC \leftarrow PC + 4$

$ALUsrc = RegB, ALUctr = \text{“add”}, RegDst = rd, RegWr, nPC_sel = \text{“+4”}$

SUB $R[rd] \leftarrow R[rs] - R[rt];$ $PC \leftarrow PC + 4$

$ALUsrc = RegB, ALUctr = \text{“sub”}, RegDst = rd, RegWr, nPC_sel = \text{“+4”}$

ORi $R[rt] \leftarrow R[rs] + zero_ext(Imm16);$ $PC \leftarrow PC + 4$

$ALUsrc = Im, Extop = \text{“Z”}, ALUctr = \text{“or”}, RegDst = rt, RegWr, nPC_sel = \text{“+4”}$

LOAD $R[rt] \leftarrow MEM[R[rs] + sign_ext(Imm16)];$ $PC \leftarrow PC + 4$

$ALUsrc = Im, Extop = \text{“Sn”}, ALUctr = \text{“add”},$
 $MemtoReg, RegDst = rt, RegWr, nPC_sel = \text{“+4”}$

STORE $MEM[R[rs] + sign_ext(Imm16)] \leftarrow R[rs];$ $PC \leftarrow PC + 4$

$ALUsrc = Im, Extop = \text{“Sn”}, ALUctr = \text{“add”}, MemWr, nPC_sel = \text{“+4”}$

BEQ $\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + sign_ext(Imm16) \parallel 00 \text{ else } PC \leftarrow PC + 4$

$nPC_sel = \text{“Br”}, ALUctr = \text{“sub”}$



A Summary of the Control Signals (2/2)

See Appendix A → **func**
 → **op**

	10 0000	10 0010	We Don't Care :-)				
	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
	add	sub	ori	lw	sw	beq	jump
RegDst	1	1	0	0	x	x	x
ALUSrc	0	0	1	1	1	0	x
MemtoReg	0	0	0	1	x	x	x
RegWrite	1	1	1	1	0	0	0
MemWrite	0	0	0	0	1	0	0
nPCsel	0	0	0	0	0	1	0
Jump	0	0	0	0	0	0	1
ExtOp	x	x	0	1	1	x	x
ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x


	31	26	21	16	11	6	0	
R-type	op	rs	rt	rd	shamt	funct		add, sub
I-type	op	rs	rt	immediate				ori, lw, sw, beq
J-type	op	target address						jump



The Single Cycle Datapath during Jump




- **New PC = { PC[31..28], target address, 00 }**



The Single Cycle Datapath during Jump





- **New PC = { PC[31..28], target address, 00 }**



Instruction Fetch Unit at the End of Jump



• **New PC = { PC[31..28], target address, 00 }**




How do we modify this to account for jumps?



Instruction Fetch Unit at the End of Jump



• **New PC = { PC[31..28], target address, 00 }**



Query

- Can Zero still get asserted?
- Does nPC_sel need to be 0?
 - If not, what?



Build CL to implement Jump on paper now




Peer Instruction

- A. Our **ALU** is a synchronous device
- B. We should use the main **ALU** to compute $PC=PC+4$
- C. The **ALU** is inactive for memory reads or writes.

	ABC
1:	FFF
2:	FFT
3:	FTF
4:	FTT
5:	TFF
6:	TFT
7:	TF
8:	TTT



Peer Instruction



- A. MemToReg='x' & ALUctr='sub'. **SUB** or **BEQ**?
- B. ALUctr='add'. Which 1 signal is different for all 3 of: ADD, LW, & SW? **RegDst** or **ExtOp**?
- C. "Don't Care" signals are useful because we can simplify our PLA personality matrix. **F** / **T**?

	ABC
1 :	S R F
2 :	S R T
3 :	S E F
4 :	S E T
5 :	B R F
6 :	B R T
7 :	B E F
8 :	B E T

And in Conclusion... Single cycle control


◦ 5 steps to design a processor

- 1. Analyze instruction set => datapath requirements
- 2. Select set of datapath components & establish clock methodology
- 3. Assemble datapath meeting the requirements
- 4. Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
- 5. Assemble the control logic

◦ **Control** is the hard part

◦ MIPS makes that easier

- Instructions same size
- Source registers always in same place
- Immediates same size, location



Operations always on registers/immediates