

inst.eecs.berkeley.edu/~cs61c
CS61C : Machine Structures

Lecture #18
Single Cycle CPU Control



CPS Today! 2005-11-02

There is one handout today at the front and back of the room!

Lecturer PSOE, new dad Dan Garcia

www.cs.berkeley.edu/~ddgarcia

Data Transfer Record! ⇒ 5:00:00 send 2 hr movie


A Japanese company (Kansai Electric) claims fiber-optic cables on power-transmitting steel towers have achieved 1 Terabit/sec, 100 times faster than normal. 5:00:01 get 2 hr movie (< 1 second!)



news.softpedia.com/news/Japanese-Claim-New-Fiber-Optic-Transmission-Record-11257.shtml
 CS61C L18 Single Cycle CPU Control (1) Garcia, Fall 2005 © UCB

Summary: A Single Cycle Datapath

- Rs, Rt, Rd, Imed16 connected to datapath
- We have everything except **control signals**




CS61C L18 Single Cycle CPU Control (2) Garcia, Fall 2005 © UCB

An Abstract View of the Critical Path

- This affects how much you can overclock your PC!


Critical Path (Load Operation) = Delay clock through PC (FFs) + Instruction Memory's Access Time + Register File's Access Time + ALU to Perform a 32-bit Add + Data Memory Access Time + Stable Time for Register File Write



CS61C L18 Single Cycle CPU Control (3) Garcia, Fall 2005 © UCB

Recap: Meaning of the Control Signals


- nPC_MUX_sel: 0 ⇒ PC ← PC + 4
 "n"=next
 1 ⇒ PC ← PC + 4 + {SignExt(Im16), 00}
- Later in lecture: higher-level connection between mux and branch cond



CS61C L18 Single Cycle CPU Control (4) Garcia, Fall 2005 © UCB

Recap: Meaning of the Control Signals

- ExtOp: "zero", "sign"
- ALUsrc: 0 ⇒ regB; 1 ⇒ immed
- ALUctr: "add", "sub", "or"
- MemWr: 1 ⇒ write memory
- MentoReg: 0 ⇒ ALU; 1 ⇒ Mem
- RegDst: 0 ⇒ "rt"; 1 ⇒ "rd"
- RegWr: 1 ⇒ write register



CS61C L18 Single Cycle CPU Control (5) Garcia, Fall 2005 © UCB

RTL: The Add Instruction

31	26	21	16	11	6	0
op	rs	rt	rd	shamt	funct	
6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	

add rd, rs, rt


- MEM[PC] Fetch the instruction from memory
- R[rd] = R[rs] + R[rt] The actual operation
- PC = PC + 4 Calculate the next instruction's address




CS61C L18 Single Cycle CPU Control (6) Garcia, Fall 2005 © UCB

Instruction Fetch Unit at the Beginning of Add

- Fetch the instruction from Instruction memory: $\text{Instruction} = \text{MEM}[\text{PC}]$
- same for all instructions




The Single Cycle Datapath during Add




Instruction Fetch Unit at the End of Add


- $\text{PC} = \text{PC} + 4$
- This is the same for all instructions except: Branch and Jump




Single Cycle Datapath during Or Immediate?




Single Cycle Datapath during Or Immediate?




The Single Cycle Datapath during Load?




The Single Cycle Datapath during Load




The Single Cycle Datapath during Store?




The Single Cycle Datapath during Store




The Single Cycle Datapath during Branch?



The Single Cycle Datapath during Branch



Instruction Fetch Unit at the End of Branch




Administrivia

- Any Administrivia?



Step 4: Given Datapath: RTL ⇒ Control



A Summary of the Control Signals (1/2)

inst.	Register Transfer	
ADD	$R[rd] \leftarrow R[rs] + R[rt];$	$PC \leftarrow PC + 4$
	$ALUSrc = \text{RegB}, ALUctr = \text{"add"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$	
SUB	$R[rd] \leftarrow R[rs] - R[rt];$	$PC \leftarrow PC + 4$
	$ALUSrc = \text{RegB}, ALUctr = \text{"sub"}, \text{RegDst} = rd, \text{RegWr}, nPC_sel = \text{"+4"}$	
ORI	$R[rt] \leftarrow R[rs] + \text{zero_ext}(\text{Imm16});$	$PC \leftarrow PC + 4$
	$ALUSrc = \text{Im}, \text{Extop} = \text{"Z"}, ALUctr = \text{"or"}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$	
LOAD	$R[rt] \leftarrow \text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})];$	$PC \leftarrow PC + 4$
	$ALUSrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"},$ $\text{MementoReg}, \text{RegDst} = rt, \text{RegWr}, nPC_sel = \text{"+4"}$	
STORE	$\text{MEM}[R[rs] + \text{sign_ext}(\text{Imm16})] \leftarrow R[rs];$	$PC \leftarrow PC + 4$
	$ALUSrc = \text{Im}, \text{Extop} = \text{"Sn"}, ALUctr = \text{"add"}, \text{MemWr}, nPC_sel = \text{"+4"}$	
BEQ	$\text{if } (R[rs] == R[rt]) \text{ then } PC \leftarrow PC + \text{sign_ext}(\text{Imm16}) \parallel 00 \text{ else } PC \leftarrow PC + 4$	
	$nPC_sel = \text{"Br"}, ALUctr = \text{"sub"}$	



A Summary of the Control Signals (2/2)

See Appendix A	func	10 0000	10 0010	We Don't Care :-)				
	op	00 0000	00 0000	00 1101	10 0011	10 1011	00 0100	00 0010
		add	sub	ori	lw	sw	beq	jump
	RegDst	1	1	0	0	x	x	x
	ALUSrc	0	0	1	1	1	0	x
	MementoReg	0	0	0	1	x	x	x
	RegWrite	1	1	1	1	0	0	0
	MemWrite	0	0	0	0	1	0	0
	nPCsel	0	0	0	0	0	1	0
	Jump	0	0	0	0	0	0	1
	ExtOp	x	x	0	1	1	x	x
	ALUctr<2:0>	Add	Subtract	Or	Add	Add	Subtract	x


31 26 21 16 11 6 0

R-type: op rs rt rd shamt funct add, sub
I-type: op rs rt immediate ori, lw, sw, beq
J-type: op target address jump




The Single Cycle Datapath during Jump




- New PC = { PC[31..28], target address, 00 }



The Single Cycle Datapath during Jump

- New PC = { PC[31..28], target address, 00 }






Peer Instruction

- Our ALU is a synchronous device
- We should use the main ALU to compute PC=PC+4
- The ALU is inactive for memory reads or writes.

ABC
1: FFF
2: FFT
3: FTF
4: FTT
5: TFF
6: TFT
7: TTF
8: TTT

CS61C L18 Single Cycle CPU Control (29) Garcia, Fall 2005 © UCB



And in Conclusion... Single cycle control

- 5 steps to design a processor
 - Analyze instruction set => datapath requirements
 - Select set of datapath components & establish clock methodology
 - Assemble datapath meeting the requirements
 - Analyze implementation of each instruction to determine setting of control points that effects the register transfer.
 - Assemble the control logic
- Control is the hard part
- MIPS makes that easier
 - Instructions same size
 - Source registers always in same place
 - Immediates same size, location

Operations always on registers/immediates

CS61C L18 Single Cycle CPU Control (31) Garcia, Fall 2005 © UCB