Speedster® FPGA Family

SPEEDSTER HIGHLIGHTS

- Fastest FPGA family in the world:
  - 1.5 GHz system performance
  - SRAM-based FPGAs
  - Field reprogrammable Logic capacity up to 1.5 Million ASIC gates
- 18Kb RAM blocks
- Up to 40 lanes of embedded 10.3 Gbps SerDes
- 10.3 Gbps SerDes supporting high-speed serial interfaces including:
  - PCI-Express
  - Gigabit Ethernet
  - 10 Gbps Backplane
  - XAUI
  - XFI
  - Infiniband
- Industry standard Memory interfaces supported:
  - SDR SDRAM (200 Mbps)
  - QDR SRAM (400 Mbps)
  - QDRII SRAM (800 Mbps)
  - RLDRAM II (1066 Mbps)
  - DDR1 SDRAM (400 Mbps)
  - DDR2 SDRAM (800 Mbps)
  - DDR3 SDRAM (1066 Mbps)
- Industry standard datapath interfaces supported:
  - SPI-4.2 (Up to 1000 Mbps)
  - SFI-4.1 (622 Mbps)
  - XSBI (644 Mbps)
- Standard RTL synthesis design entry using either
  - Synplify Pro from Synopsis or
  - Precision Synthesis from Mentor Graphics
- Achronix CAD Environment (ACE) tools provide back-end implementation
- Performance can be traded off for:
  - Lower power consumption through voltage scaling
  - Higher effective capacity
- Rapid timing closure yields significant time-to-market advantages
- Based on proven TSMC 65 nm CMOS process

The Speedster family of Field Programmable Gate Arrays (FPGAs) from Achronix Semiconductor are the world’s fastest programmable logic devices. Speedster FPGAs are fully reprogrammable, yet still capable of operating at up to 1.5 GHz system performance. The Speedster FPGA family is suitable for a wide range of telecommunications, networking, video, digital signal processing, high-performance computing, imaging, industrial and military applications.

Unprecedented FPGA Performance

The Speedster family removes system performance barriers associated with conventional FPGAs. Achieving system speeds of up to 1.5 GHz, the Speedster family delivers the only FPGAs in the world capable of exceeding standard cell ASIC performance. This unprecedented performance, coupled with the flexibility of a reprogrammable solution, makes Speedster FPGAs ideal for applications requiring high data throughput. With Speedster FPGAs, designers no longer need to compromise performance to benefit from the flexibility of an FPGA. Speedster FPGAs provide designers a disruptive but familiar platform for implementing their highest performance designs while avoiding high ASIC cost and timing closure problems that plague other FPGAs. Achronix™ Speedster FPGAs are general purpose, allowing a wide range of applications to achieve high performance without requiring RTL customization or manual optimization. The Speedster FPGA architecture employs a regular array of Reconfigurable Logic Blocks (RLBs) connected through a programmable interconnect. Each RLB contains eight 4-input LUTs, and can also be configured as 128 bits of 1.5 GHz distributed RAM.
The Speedster family also contains dedicated 18 × 18 multipliers capable of GHz performance. The high performance interconnect allows the multipliers to be combined with LUT-based adders, accumulators and other functions to build DSP functions.

The unique technology used to build the Achronix logic fabric removes the limit on the number of internal clock networks. Therefore, Speedster FPGAs can be used to implement designs with a high number of clock domains, a capability available only in ASICs before now.

High-Speed Interfaces
To complement the 1.5 GHz logic fabric, Speedster FPGAs are equipped with numerous programmable high-speed SerDes channels and highly flexible, programmable I/O. With up to 40 SerDes lanes and an additional 933 high-speed programmable I/Os the Speedster family provides high I/O bandwidth to match the internal logic performance. The combination of I/Os, SerDes memory and logic performance makes Speedster devices suitable for numerous high-bandwidth protocols such as PCI Express, CEI-6G, 10 Gbps Ethernet, etc.

### Speedster Product Family

<table>
<thead>
<tr>
<th>DEVICE NAME</th>
<th>SPD30</th>
<th>SPD60</th>
<th>SPD100</th>
<th>SPD180</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of LUTs</td>
<td>24,576</td>
<td>47,040</td>
<td>93,848</td>
<td>163,840</td>
</tr>
<tr>
<td>picoPIPE Pipeline Elements</td>
<td>1,725,000</td>
<td>3,400,000</td>
<td>7,200,000</td>
<td>11,700,000</td>
</tr>
<tr>
<td>Number of 18Kbit Block RAM</td>
<td>66</td>
<td>144</td>
<td>334</td>
<td>556</td>
</tr>
<tr>
<td>Available Block RAM (Kbit)</td>
<td>1188</td>
<td>2592</td>
<td>6012</td>
<td>10008</td>
</tr>
<tr>
<td>Available Distributed RAM (Kbit)</td>
<td>384</td>
<td>735</td>
<td>1232</td>
<td>2560</td>
</tr>
<tr>
<td>Number of Multipliers (18×18)</td>
<td>50</td>
<td>98</td>
<td>120</td>
<td>270</td>
</tr>
<tr>
<td>Number of 5 Gbps SerDes Lanes</td>
<td>–</td>
<td>8</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>Number of 10.3 Gbps SerDes Lanes</td>
<td>8</td>
<td>20</td>
<td>36</td>
<td>40</td>
</tr>
<tr>
<td>DDR3/DDR2 Controller (1066 Mbps)</td>
<td>2</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>Number of PLLs</td>
<td>8</td>
<td>16</td>
<td>16</td>
<td>16</td>
</tr>
<tr>
<td>User Programmable I/Os†</td>
<td>488</td>
<td>792</td>
<td>832</td>
<td>933</td>
</tr>
<tr>
<td>FBGA899</td>
<td>31×31‡</td>
<td>514</td>
<td>–</td>
<td>–</td>
</tr>
<tr>
<td>FBGA1285</td>
<td>37.5×37.5‡</td>
<td>520</td>
<td>712</td>
<td>722</td>
</tr>
<tr>
<td>FBGA1892</td>
<td>45×45‡</td>
<td>–</td>
<td>918</td>
<td>976</td>
</tr>
</tbody>
</table>

† Pin counts include user data and user clock, but not SerDes signals.
‡ Pin counts include SerDes signals.

Design Methodology
The Achronix implementation flow uses an industry standard RTL synthesis flow based on Synplify Pro from Synopsys (formerly Synplicity) and Precision Synthesis from Mentor Graphics. Working in conjunction with the synthesis tool, the Achronix CAD Environment (ACE) provides placement, routing, timing analysis, bitstream generation and FPGA configuration.

Simulation is supported using industry standard simulators, and on-chip debug access allows further verification capability.

For product development, a standard JTAG interface can be used to program Speedster FPGAs. In a production environment, configuration via SPI flash is available. Additionally, the device can be programmed using an external CPU. For security, Speedster FPGAs include an integrated 256-bit AES encryption engine for bitstream protection.

Trading Performance for Power
Speedster devices have a unique ability for robust operation over a wide range of supply voltages. This allows the core voltage to be reduced to a level that ensures performance requirements are met, while achieving optimal power consumption. As there is a V² relationship between power consumption and voltage, a small reduction in core voltage results in a large reduction in power consumption.

Achronix Semiconductor – Headquarters
333 West San Carlos St., Suite 1050
San Jose, CA 95110
Tel: 408-889-4100
Email: info@achronix.com
www.achronix.com