



CS 152 Computer Architecture and Engineering

Lecture 5 - Pipelining II

Krste Asanovic

Electrical Engineering and Computer Sciences
University of California at Berkeley

<http://www.eecs.berkeley.edu/~krste>

<http://inst.eecs.berkeley.edu/~cs152>



Last time in Lecture 4

- Pipelining increases clock frequency, while growing CPI more slowly, hence giving greater performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Cycles}}{\text{Instruction}} * \frac{\text{Time}}{\text{Cycle}}$$

Increases because of pipeline bubbles

Reduces because fewer logic gates on critical paths between flip-flops

- Pipelining of instructions is complicated by HAZARDS:
 - Structural hazards (two instructions want same hardware resource)
 - Data hazards (earlier instruction produces value needed by later instruction)
 - Control hazards (instruction changes control flow, e.g., branches or exceptions)
- Techniques to handle hazards:
 - Interlock (hold newer instruction until older instructions drain out of pipeline and write back results)
 - Bypass (transfer value from older instruction to newer instruction as soon as available somewhere in machine)
 - Speculate (guess effect of earlier instruction)





Instruction to Instruction Dependence

- What do we need to calculate next PC?
 - For Jumps
 - » Opcode, offset and PC
 - For Jump Register
 - » Opcode and Register value
 - For Conditional Branches
 - » Opcode, PC, Register (for condition), and offset
 - For all other instructions
 - » Opcode and PC
 - have to know it's not one of above




PC Calculation Bubbles

(assuming no branch delay slots for now)





Pipelining Conditional Branches



I ₁	096	ADD
I ₂	100	BEQZ r1 +200
I ₃	104	ADD
I ₄	304	ADD


If the branch is taken

- kill the two following instructions
- the instruction at the decode stage is not valid

⇒ *stall signal is not valid*



Pipelining Conditional Branches



I ₁	096	ADD
I ₂	100	BEQZ r1 +200
I ₃	104	ADD
I ₄	304	ADD

If the branch is taken

- kill the two following instructions
- the instruction at the decode stage is not valid

⇒ *stall signal is not valid*



New Stall Signal

$$\text{stall} = ((rs_D = ws_E).we_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D \\ + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D \\) . !((opcode_E = BEQZ).z + (opcode_E = BNEZ).!z)$$

Don't stall if the branch is taken. Why?

Instruction at the decode stage is invalid



Control Equations for PC and IR Muxes

$$\text{PCSrc} = \text{Case opcode}_E \\ \text{BEQZ.z, BNEZ.!z} \Rightarrow \text{br} \\ \dots \Rightarrow \\ \text{Case opcode}_D \\ \text{J, JAL} \Rightarrow \text{jabs} \\ \text{JR, JALR} \Rightarrow \text{rind} \\ \dots \Rightarrow \text{pc}+4$$


$$\text{IRSrc}_D = \text{Case opcode}_E \\ \text{BEQZ.z, BNEZ.!z} \Rightarrow \text{nop} \\ \dots \Rightarrow \\ \text{Case opcode}_D \\ \text{J, JAL, JR, JALR} \Rightarrow \text{nop} \\ \dots \Rightarrow \text{IM}$$

$$\text{IRSrc}_E = \text{Case opcode}_E \\ \text{BEQZ.z, BNEZ.!z} \Rightarrow \text{nop} \\ \dots \Rightarrow \text{stall.nop} + \text{!stall.IR}_D$$

Give priority to the older instruction, i.e., execute stage instruction over decode stage instruction



Branch Pipeline Diagrams (resolved in execute stage)



nop ⇒ *pipeline bubble*

2/5/2009


CS152-Spring'09

13



Reducing Branch Penalty (resolve in decode stage)

- One pipeline bubble can be removed if an extra comparator is used in the Decode stage



Pipeline diagram now same as for jumps

2/5/2009

CS152-Spring'09

14



Branch Delay Slots (expose control hazard to software)



- Change the ISA semantics so that the instruction that follows a jump or branch is always executed
 - gives compiler the flexibility to put in a useful instruction where normally a pipeline bubble would have resulted.

I ₁	096	ADD	
I ₂	100	BEQZ r1 +200	<i>Delay slot instruction</i>
I ₃	104	ADD	← <i>executed regardless of branch outcome</i>
I ₄	304	ADD	

- Other techniques include more advanced branch prediction, which can dramatically reduce the branch penalty... *to come later*



Branch Pipeline Diagrams (branch delay slot)





Why an Instruction may not be dispatched every cycle (CPI>1)

- Full bypassing may be too expensive to implement
 - typically all frequently used paths are provided
 - some infrequently used bypass paths may increase cycle time and counteract the benefit of reducing CPI
- Loads have two-cycle latency
 - Instruction after load cannot use load result
 - MIPS-I ISA defined *load delay slots*, a software-visible pipeline hazard (compiler schedules independent instruction or inserts NOP to avoid hazard). Removed in MIPS-II (pipeline interlocks added in hardware)
 - » MIPS: “**Microprocessor without Interlocked Pipeline Stages**”
- Conditional branches may cause bubbles
 - kill following instruction(s) if no delay slots

Machines with software-visible delay slots may execute significant number of NOP instructions inserted by the compiler. NOPs not counted in useful CPI (alternatively, increase instructions/program)




CS152 Administritivia

- PS 1 due Tuesday Feb 10 in class
- Section covering PS 1 on **Wednesday Feb 11**
 - Room/time TBD
- First Quiz on Thursday Feb 12
 - In class, closed-book, no computers or calculators
 - Covers lectures 1-5 (today is last lecture in quiz 1)
- Lecture 7, Tuesday Feb 17 in **320 Soda**
- Lecture 8, Thursday Feb 19 back in 306 Soda
- See website for full schedule



Interrupts: altering the normal flow of control



An *external or internal event* that needs to be processed by another (system) program. The event is usually unexpected or rare from program's point of view.



Causes of Interrupts

Interrupt: an *event* that requests the attention of the processor

- **Asynchronous: an *external event***
 - input/output device service-request
 - timer expiration
 - power disruptions, hardware failure
- **Synchronous: an *internal event (a.k.a. exceptions)***
 - undefined opcode, privileged instruction
 - arithmetic overflow, FPU exception
 - misaligned memory access
 - *virtual memory exceptions*: page faults, TLB misses, protection violations
 - *traps*: system calls, e.g., jumps into kernel



History of Exception Handling

- First system with exceptions was Univac-I, 1951
 - Arithmetic overflow would either
 - » 1. trigger the execution a two-instruction fix-up routine at address 0, or
 - » 2. at the programmer's option, cause the computer to stop
 - Later Univac 1103, 1955, modified to add external interrupts
 - » Used to gather real-time wind tunnel data
- First system with I/O interrupts was DYSEAC, 1954
 - Had two program counters, and I/O signal caused switch between two PCs
 - Also, first system with DMA (direct memory access by I/O device)

[Courtesy Mark Smotherman]


2/5/2009

CS152-Spring'09

21



DYSEAC, first mobile computer!



- Carried in two tractor trailers, 12 tons + 8 tons
- Built for US Army Signal Corps

[Courtesy Mark Smotherman]

2/5/2009

CS152-Spring'09

22



Asynchronous Interrupts: invoking the interrupt handler

- An I/O device requests attention by asserting one of the *prioritized interrupt request lines*
- When the processor decides to process the interrupt
 - It stops the current program at instruction I_i , completing all the instructions up to I_{i-1} (*precise interrupt*)
 - It saves the PC of instruction I_i in a special register (EPC)
 - It disables interrupts and transfers control to a designated interrupt handler running in the kernel mode



Interrupt Handler

- Saves EPC before enabling interrupts to allow nested interrupts \Rightarrow
 - need an instruction to move EPC into GPRs
 - need a way to mask further interrupts at least until EPC can be saved
- Needs to read a *status register* that indicates the cause of the interrupt
- Uses a special indirect jump instruction RFE (*return-from-exception*) which
 - enables interrupts
 - restores the processor to the user mode
 - restores hardware status and control state



Synchronous Interrupts

- A synchronous interrupt (exception) is caused by a *particular instruction*
- In general, the instruction cannot be completed and needs to be *restarted* after the exception has been handled
 - requires undoing the effect of one or more partially executed instructions
- In the case of a system call trap, the instruction is considered to have been completed
 - a special jump instruction involving a change to privileged kernel mode


2/5/2009

CS152-Spring'09

25



Exception Handling 5-Stage Pipeline



→ Asynchronous Interrupts


- How to handle multiple simultaneous exceptions in different pipeline stages?
- How and where to handle external asynchronous interrupts?

2/5/2009

CS152-Spring'09

26

Exception Handling 5-Stage Pipeline



2/5/2009

CS152-Spring'09

27

Exception Handling 5-Stage Pipeline

- Hold exception flags in pipeline until commit point (M stage)
- Exceptions in earlier pipe stages override later exceptions *for a given instruction*
- Inject external interrupts at commit point (override others)
- If exception at commit: update Cause and EPC registers, kill all stages, inject handler PC into fetch stage

2/5/2009

CS152-Spring'09

28





Speculating on Exceptions

- Prediction mechanism
 - Exceptions are rare, so simply predicting no exceptions is very accurate!
- Check prediction mechanism
 - Exceptions detected at end of instruction execution pipeline, special hardware for various exception types
- Recovery mechanism
 - Only write architectural state at commit point, so can throw away partially executed instructions after exception
 - Launch exception handler after flushing pipeline
- Bypassing allows use of uncommitted instruction results by following instructions



Exception Pipeline Diagram





Acknowledgements

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252