



# CS 152 Computer Architecture and Engineering

## Lecture 4 - Pipelining

Krste Asanovic

Electrical Engineering and Computer Sciences  
University of California at Berkeley

<http://www.eecs.berkeley.edu/~krste>

<http://inst.eecs.berkeley.edu/~cs152>



## Last time in Lecture 3

- Microcoding became less attractive as gap between RAM and ROM speeds reduced
- Complex instruction sets difficult to pipeline, so difficult to increase performance as gate count grew
- Iron-law explains architecture design space
  - Trade instructions/program, cycles/instruction, and time/cycle
- Load-Store RISC ISAs designed for efficient pipelined implementations
  - Very similar to vertical microcode
  - Inspired by earlier Cray machines



# “Iron Law” of Processor Performance

$$\frac{\text{Time}}{\text{Program}} = \frac{\text{Instructions}}{\text{Program}} * \frac{\text{Cycles}}{\text{Instruction}} * \frac{\text{Time}}{\text{Cycle}}$$


- Instructions per program depends on source code, compiler technology, and ISA
- Cycles per instructions (CPI) depends upon the ISA and the microarchitecture
- Time per cycle depends upon the microarchitecture and the base technology

Microarchitecture	CPI	cycle time
Microcoded	>1	short
Single-cycle unpipelined	1	long
Pipelined	1	short

This lecture →



# An Ideal Pipeline



- All objects go through the same stages
- No sharing of resources between any two stages
- Propagation delay through all pipeline stages is equal
- The scheduling of an object entering the pipeline is not affected by the objects in other stages

*These conditions generally hold for industrial assembly lines.*

*But can an instruction pipeline satisfy the last condition?*




## Pipelined MIPS

To pipeline MIPS:

- First build MIPS without pipelining with CPI=1
- Next, add pipeline registers to reduce cycle time while maintaining CPI=1



## Pipelined Datapath



Clock period can be reduced by dividing the execution of an instruction into multiple cycles

$$t_c > \max \{t_{IM}, t_{RF}, t_{ALU}, t_{DM}, t_{RW}\} \quad (= t_{DM} \text{ probably})$$

However, CPI will increase unless instructions are pipelined



# Technology Assumptions

- A small amount of very fast memory (caches) backed up by a large, slower memory
- Fast ALU (at least for integers)
- Multiported Register files (slower!)


Thus, the following timing assumption is reasonable

$$t_{IM} \approx t_{RF} \approx t_{ALU} \approx t_{DM} \approx t_{RW}$$

A 5-stage pipelined Harvard architecture will be the focus of our detailed design




# 5-Stage Pipelined Execution




# 5-Stage Pipelined Execution

## Resource Usage Diagram



# Pipelined Execution:

## ALU Instructions




*Not quite correct!*

*We need an Instruction Reg (IR) for each stage*

# Pipelined MIPS Datapath

without jumps



2/3/2009

CS152-Spring'09

11

# How Instructions can Interact with each other in a pipeline

- An instruction in the pipeline may need a resource being used by another instruction in the pipeline → *structural hazard*
- An instruction may depend on something produced by an earlier instruction
  - Dependence may be for a data value → *data hazard*
  - Dependence may be for the next instruction's address → *control hazard (branches, exceptions)*


2/3/2009

CS152-Spring'09

12



# Data Hazards



```

...
r1 ← r0 + 10
r4 ← r1 + 17
...

```

*r1 is stale. Oops!*



# CS152 Administritivia

- PS 1 due Tuesday Feb 10 in class
- Section covering PS 1 on **Wednesday Feb 11**
  - Room/time TBD
- First Quiz on Thursday Feb 12
  - In class, closed-book, no computers or calculators
  - Covers lectures 1-5 (this week's lectures)
- Lecture 7, Tuesday Feb 17 in **320 Soda**
- Lecture 8, Thursday Feb 19 back in 306 Soda
- See website for full schedule




## Resolving Data Hazards (1)

*Strategy 1:*

Wait for the result to be available by freezing earlier pipeline stages → *interlocks*



## Feedback to Resolve Hazards




- Later stages provide dependence information to earlier stages which can *stall (or kill) instructions*
- Controlling a pipeline in this manner works provided *the instruction at stage  $i+1$  can complete without any interference from instructions in stages 1 to  $i$*  (otherwise deadlocks may occur)



# Interlocks to resolve Data Hazards

Stall Condition



```

...
r1 ← r0 + 10
r4 ← r1 + 17
...

```



# Stalled Stages and Pipeline Bubbles

	time	t0	t1	t2	t3	t4	t5	t6	t7	....		
(I <sub>1</sub> ) r1 ← (r0) + 10	IF <sub>1</sub>	ID <sub>1</sub>	EX <sub>1</sub>	MA <sub>1</sub>	WB <sub>1</sub>							
(I <sub>2</sub> ) r4 ← (r1) + 17		IF <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	ID <sub>2</sub>	EX <sub>2</sub>	MA <sub>2</sub>	WB <sub>2</sub>			
(I <sub>3</sub> )			IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	IF <sub>3</sub>	ID <sub>3</sub>	EX <sub>3</sub>	MA <sub>3</sub>	WB <sub>3</sub>		
(I <sub>4</sub> )							IF <sub>4</sub>	ID <sub>4</sub>	EX <sub>4</sub>	MA <sub>4</sub>	WB <sub>4</sub>	
(I <sub>5</sub> )								IF <sub>5</sub>	ID <sub>5</sub>	EX <sub>5</sub>	MA <sub>5</sub>	WB <sub>5</sub>


*stalled stages*

	time	t0	t1	t2	t3	t4	t5	t6	t7	....
IF	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>		
ID		I <sub>1</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>	
EX			I <sub>1</sub>	nop	nop	nop	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>	I <sub>5</sub>
MA				I <sub>1</sub>	nop	nop	nop	I <sub>2</sub>	I <sub>3</sub>	I <sub>4</sub>
WB					I <sub>1</sub>	nop	nop	nop	I <sub>2</sub>	I <sub>3</sub>

*nop* ⇒ *pipeline bubble*



# Interlock Control Logic




Compare the *source registers* of the instruction in the decode stage with the *destination register* of the *uncommitted* instructions.



# Interlock Control Logic

*ignoring jumps & branches*



Should we always stall if the *rs* field matches some *rd*?  
 not every instruction writes a register  $\Rightarrow$  we  
 not every instruction reads a register  $\Rightarrow$  re



# Source & Destination Registers

R-type: 

op	rs	rt	rd		func
----	----	----	----	--	------

I-type: 

op	rs	rt	immediate16
----	----	----	-------------

J-type: 

op	immediate26
----	-------------

		source(s)	destination
ALU	$rd \leftarrow (rs) \text{ func } (rt)$	rs, rt	rd
ALUi	$rt \leftarrow (rs) \text{ op } \text{imm}$	rs	rt
LW	$rt \leftarrow M [(rs) + \text{imm}]$	rs	rt
SW	$M [(rs) + \text{imm}] \leftarrow (rt)$	rs, rt	
BZ	$cond (rs)$		
	true: $PC \leftarrow (PC) + \text{imm}$	rs	
	false: $PC \leftarrow (PC) + 4$	rs	
J	$PC \leftarrow (PC) + \text{imm}$		
JAL	$r31 \leftarrow (PC), PC \leftarrow (PC) + \text{imm}$		31
JR	$PC \leftarrow (rs)$	rs	
JALR	$r31 \leftarrow (PC), PC \leftarrow (rs)$	rs	31



# Deriving the Stall Signal

$C_{dest}$

ws = Case opcode

ALU            ⇒ rd

ALUi, LW       ⇒ rt

JAL, JALR      ⇒ R31

we = Case opcode

ALU, ALUi, LW ⇒ (ws ≠ 0)

JAL, JALR      ⇒ on

...             ⇒ off

$C_{re}$

re1 = Case opcode

ALU, ALUi,

LW, SW, BZ,

JR, JALR       ⇒ on

J, JAL          ⇒ off

re2 = Case opcode

ALU, SW       ⇒ on

...             ⇒ off


$C_{stall}$

$$stall = ((rs_D = ws_E).we_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W) \cdot re1_D + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W) \cdot re2_D$$

This is not the full story !



# Hazards due to Loads & Stores



```

...
M[(r1)+7] ← (r2)
r4 ← M[(r3)+5]
...

```

Is there any possible data hazard in this instruction sequence?



# Load & Store Hazards

```

...
M[(r1)+7] ← (r2)
r4 ← M[(r3)+5]
...

```

$(r1)+7 = (r3)+5 \Rightarrow$  data hazard

However, the hazard is avoided because *our memory system completes writes in one cycle !*

Load/Store hazards are sometimes resolved in the pipeline and sometimes in the memory system itself.

*More on this later in the course.*




## Resolving Data Hazards (2)

Strategy 2:

Route data as soon as possible after it is calculated to the earlier pipeline stage → *bypass*




## Bypassing




Each *stall or kill* introduces a bubble in the pipeline  
⇒  $CPI > 1$

A new datapath, i.e., a *bypass*, can get the data from the output of the ALU to its input



# Adding a Bypass



When does *this* bypass help?

...		
(I <sub>1</sub> ) r1 ← r0 + 10	r1 ← M[r0 + 10]	JAL 500
(I <sub>2</sub> ) r4 ← r1 + 17	r4 ← r1 + 17	r4 ← r31 + 17
yes	no	no
2/3/2009	CS152-Spring'09	27

# The Bypass Signal

Deriving it from the Stall Signal

$$\text{stall} = ((\cancel{rs_D = ws_E}) \cdot we_E + (rs_D = ws_M) \cdot we_M + (rs_D = ws_W) \cdot we_W) \cdot re1_D + ((rt_D = ws_E) \cdot we_E + (rt_D = ws_M) \cdot we_M + (rt_D = ws_W) \cdot we_W) \cdot re2_D$$

ws = Case opcode  
 ALU ⇒ rd  
 ALUi, LW ⇒ rt  
 JAL, JALR ⇒ R31

we = Case opcode  
 ALU, ALUi, LW ⇒ (ws ≠ 0)  
 JAL, JALR ⇒ on  
 ... ⇒ off

$$\text{ASrc} = (rs_D = ws_E) \cdot we_E \cdot re1_D$$

Is this correct?

No because only ALU and ALUi instructions can benefit from this bypass

Split we<sub>E</sub> into two components: we-bypass, we-stall



# Bypass and Stall Signals

Split  $we_E$  into two components: we-bypass, we-stall

$we\_bypass_E =$	Case opcode <sub>E</sub>
	ALU, ALUi $\Rightarrow (ws \neq 0)$
	... $\Rightarrow$ off


$we\_stall_E =$	Case opcode <sub>E</sub>
	LW $\Rightarrow (ws \neq 0)$
	JAL, JALR $\Rightarrow$ on
	... $\Rightarrow$ off

$$ASrc = (rs_D = ws_E).we\_bypass_E . re1_D$$

$$stall = ((rs_D = ws_E).we\_stall_E + (rs_D = ws_M).we_M + (rs_D = ws_W).we_W).re1_D + ((rt_D = ws_E).we_E + (rt_D = ws_M).we_M + (rt_D = ws_W).we_W).re2_D$$



# Fully Bypassed Datapath



Is there still a need for the stall signal ?

$$stall = (rs_D = ws_E). (opcode_E = LW_E). (ws_E \neq 0). re1_D + (rt_D = ws_E). (opcode_E = LW_E). (ws_E \neq 0). re2_D$$



## Resolving Data Hazards (3)

*Strategy 3:*

*Speculate on the dependence. Two cases:*

*Guessed correctly* → do nothing

*Guessed incorrectly* → kill and restart



## Next Time: Control Hazards

- Branches/Jumps
- Exceptions/Interrupts



## Acknowledgements

- These slides contain material developed and copyright by:
  - Arvind (MIT)
  - Krste Asanovic (MIT/UCB)
  - Joel Emer (Intel/MIT)
  - James Hoe (CMU)
  - John Kubiatowicz (UCB)
  - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252