



CS 152 Computer Architecture and Engineering

Lecture 2 - Simple Machine Implementations

Krste Asanovic

Electrical Engineering and Computer Sciences
University of California at Berkeley

<http://www.eecs.berkeley.edu/~krste>

<http://inst.eecs.berkeley.edu/~cs152>



Last Time in Lecture 1

- Computer Science at crossroads from sequential to parallel computing
- Computer Architecture >> ISAs and RTL
 - CS152 is about interaction of hardware and software, and design of appropriate abstraction layers
- Comp. Arch. shaped by technology and applications
 - History provides lessons for the future
- Cost of software development a large constraint on architecture
 - Compatibility a key solution to software cost
- IBM 360 introduces notion of “family of machines” running same ISA but very different implementations
 - Within same generation of machines
 - “Future-proofing” for subsequent generations of machine



Burrough's B5000 Stack Architecture: An ALGOL Machine, Robert Barton, 1960

- Machine implementation can be completely hidden if the programmer is provided only a high-level language interface.
- *Stack machine* organization because stacks are convenient for:
 1. expression evaluation;
 2. subroutine calls, recursion, nested interrupts;
 3. accessing variables in block-structured languages.
- B6700, a later model, had many more innovative features
 - tagged data
 - virtual memory
 - multiple processors and memories


1/24/2008

CS152-Spring'08

3



A Stack Machine




A Stack machine has a stack as a part of the processor state

typical operations:

push, pop, +, *, ...

Instructions like + implicitly specify the top 2 elements of the stack as operands.



1/24/2008



CS152-Spring'08

4



Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

a b c * + a d c * + e - /



↑↑↑↑
multiply

Evaluation Stack



Evaluation of Expressions

$$(a + b * c) / (a + d * c - e)$$



Reverse Polish

a b c * + a d c * + e - /

↑
add

Evaluation Stack



Hardware organization of the stack

- Stack is part of the processor state
 - ⇒ *stack must be bounded and small*
≈ number of Registers,
not the size of main memory
- Conceptually stack is unbounded
 - ⇒ *a part of the stack is included in the processor state; the rest is kept in the main memory*

1/24/2008

CS152-Spring'08

7

Stack Operations and Implicit Memory References



- Suppose the top 2 elements of the stack are kept in registers and the rest is kept in the memory.

Each *push* operation ⇒ 1 memory reference
pop operation ⇒ 1 memory reference

No Good!

- Better performance can be got if the top N elements are kept in registers and memory references are made only when register stack overflows or underflows.

Issue - when to Load/Unload registers ?

1/24/2008

CS152-Spring'08

8



Stack Size and Memory References

a b c * + a d c * + e - /

program	stack (size = 2)	memory refs
push a	R0	a
push b	R0 R1	b
push c	R0 R1 R2	c, ss(a)
*	R0 R1	sf(a)
+	R0	
push a	R0 R1	a
push d	R0 R1 R2	d, ss(a+b*c)
push c	R0 R1 R2 R3	c, ss(a)
*	R0 R1 R2	sf(a)
+	R0 R1	sf(a+b*c)
push e	R0 R1 R2	e,ss(a+b*c)
-	R0 R1	sf(a+b*c)
/	R0	

4 stores, 4 fetches (implicit)



Stack Size and Expression Evaluation

a b c * + a d c * + e - /

a and c are "loaded" twice
=>
not the best use of registers!

program	stack (size = 4)
push a	R0
push b	R0 R1
push c	R0 R1 R2
*	R0 R1
+	R0
push a	R0 R1
push d	R0 R1 R2
push c	R0 R1 R2 R3
*	R0 R1 R2
+	R0 R1
push e	R0 R1 R2
-	R0 R1
/	R0



Register Usage in a GPR Machine

$$(a + b * c) / (a + d * c - e)$$

	Load	R0	a
	Load	R1	c
	Load	R2	b
Reuse R2	Mul	R2	R1
	Add	R2	R0
Reuse R3	Load	R3	d
	Mul	R3	R1
	Add	R3	R0
Reuse R0	Load	R0	e
	Sub	R3	R0
	Div	R2	R3

More control over register usage since registers can be named explicitly

Load Ri m
 Load Ri (Rj)
 Load Ri (Rj) (Rk)

⇒


- eliminates unnecessary Loads and Stores
- fewer Registers

but instructions may be longer!



Stack Machines: Essential features

- In addition to push, pop, + etc., the instruction set must provide the capability to
 - refer to any element in the data area
 - jump to any instruction in the code area
 - move any element in the stack frame to the top





Stack versus GPR Organization

Amdahl, Blaauw and Brooks, 1964

1. The performance advantage of push down stack organization is derived from the presence of fast registers and not the way they are used.
2. “Surfacing” of data in stack which are “profitable” is approximately 50% because of constants and common subexpressions.
3. Advantage of instruction density because of implicit addresses is equaled if short addresses to specify registers are allowed.
4. Management of finite depth stack causes complexity.
5. Recursive subroutine advantage can be realized only with the help of an independent stack for addressing.
6. Fitting variable-length fields into fixed-width word is awkward.

1/24/2008

CS152-Spring'08

13



Stack Machines (Mostly) Died by 1980

1. Stack programs are not smaller if short (Register) addresses are permitted.
2. Modern compilers can manage fast register space better than the stack discipline.

GPR's and caches are better than stack and displays

Early language-directed architectures often did not take into account the role of compilers!

B5000, B6700, HP 3000, ICL 2900, Symbolics 3600

Some would claim that an echo of this mistake is visible in the SPARC architecture register windows - more later...

1/24/2008

CS152-Spring'08

14



Stacks post-1980

- Inmos Transputers (1985-2000)
 - Designed to support many parallel processes in Occam language
 - Fixed-height stack design simplified implementation
 - Stack trashed on context swap (fast context switches)
 - Inmos T800 was world's fastest microprocessor in late 80's
- Forth machines
 - Direct support for Forth execution in small embedded real-time environments
 - Several manufacturers (Rockwell, Patriot Scientific)
- Java Virtual Machine
 - Designed for software emulation, not direct hardware execution
 - Sun PicoJava implementation + others
- Intel x87 floating-point unit
 - Severely broken stack model for FP arithmetic
 - Deprecated in Pentium-4, replaced with SSE2 FP registers

1/24/2008

CS152-Spring'08

15



Microprogramming

- A brief look at microprogrammed machines
 - To show how to build very small processors with complex ISAs
 - To help you understand where CISC machines came from
 - Because it is still used in the most common machines (x86, PowerPC, IBM360)
 - As a gentle introduction into machine structures
 - To help understand how technology drove the move to RISC

1/24/2008

CS152-Spring'08

16




ISA to Microarchitecture Mapping

- An ISA often designed for a particular microarchitectural style, e.g.,
 - CISC ⇒ microcoded
 - RISC ⇒ hardwired, pipelined
 - VLIW ⇒ fixed latency in-order pipelines
 - JVM ⇒ software interpretation
- But an ISA can be implemented in any microarchitectural style
 - Core 2 Duo: hardwired pipelined CISC (x86) machine (with some microcode support)
 - This lecture: a microcoded RISC (MIPS) machine
 - Intel might eventually have a dynamically scheduled out-of-order VLIW (IA-64) processor
 - PicoJava: A hardware JVM processor



Microarchitecture: *Implementation of an ISA*



Structure: How components are connected.

Static


Behavior: How data moves between components

Dynamic



Microcontrol Unit *Maurice Wilkes, 1954*

Embed the control logic state table in a memory array




1/24/2008

CS152-Spring'08

19



Microcoded Microarchitecture



1/24/2008

CS152-Spring'08

20



The MIPS32 ISA


- Processor State
 - 32 32-bit GPRs, R0 always contains a 0
 - 16 double-precision/32 single-precision FPRs
 - FP status register, used for FP compares & exceptions
 - PC, the program counter
 - some other special registers
- Data types
 - 8-bit byte, 16-bit half word
 - 32-bit word for integers
 - 32-bit word for single precision floating point
 - 64-bit word for double precision floating point
- Load/Store style instruction set
 - data addressing modes- immediate & indexed
 - branch addressing modes- PC relative & register indirect
 - Byte addressable memory- big-endian mode

See H&P
Appendix B for
full description

All instructions are 32 bits




MIPS Instruction Formats





A Bus-based Datapath for MIPS



Microinstruction: register to register transfer (17 control signals)

MA ← PC means RegSel = PC; enReg=yes; IdMA= yes

B ← Reg[rt] means RegSel = rt; enReg=yes; IdB = yes


1/24/2008

CS152-Spring'08

23



Memory Module



Assumption: Memory operates independently and is slow as compared to Reg-to-Reg transfers (multiple CPU clock cycles per access)

1/24/2008

CS152-Spring'08

24



Instruction Execution

Execution of a MIPS instruction involves

1. instruction fetch
 2. decode and register fetch
 3. ALU operation
 4. memory operation (optional)
 5. write back to register file (optional)
- + the computation of the *next instruction* address



Microprogram Fragments

instr fetch:	$MA \leftarrow PC$ $A \leftarrow PC$ $IR \leftarrow \text{Memory}$ $PC \leftarrow A + 4$ dispatch on OPCODE	}	<i>can be treated as a macro</i>
ALU:	$A \leftarrow \text{Reg}[rs]$ $B \leftarrow \text{Reg}[rt]$ $\text{Reg}[rd] \leftarrow \text{func}(A,B)$ <i>do instruction fetch</i>		
ALUi:	$A \leftarrow \text{Reg}[rs]$ $B \leftarrow \text{Imm}$ $\text{Reg}[rt] \leftarrow \text{Opcode}(A,B)$ <i>do instruction fetch</i>		<i>sign extension ...</i>



Microprogram Fragments (cont.)

LW: $A \leftarrow \text{Reg}[\text{rs}]$
 $B \leftarrow \text{Imm}$
 $\text{MA} \leftarrow A + B$
 $\text{Reg}[\text{rt}] \leftarrow \text{Memory}$
 do instruction fetch

J: $A \leftarrow \text{PC}$
 $B \leftarrow \text{IR}$
 $\text{PC} \leftarrow \text{JumpTarg}(A,B)$
 do instruction fetch


$$\text{JumpTarg}(A,B) = \{A[31:28], B[25:0], 00\}$$

beqz: $A \leftarrow \text{Reg}[\text{rs}]$
 If zero?(A) then go to bz-taken
 do instruction fetch

bz-taken: $A \leftarrow \text{PC}$
 $B \leftarrow \text{Imm} \ll 2$
 $\text{PC} \leftarrow A + B$
 do instruction fetch



MIPS Microcontroller: first attempt





Microprogram in the ROM *worksheet*

State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch ₁	*	*	yes	fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	*	*	*	PC ← A + 4	?
fetch ₃	ALU	*	*	PC ← A + 4	ALU ₀
ALU ₀	*	*	*	A ← Reg[rs]	ALU ₁
ALU ₁	*	*	*	B ← Reg[rt]	ALU ₂
ALU ₂	*	*	*	Reg[rd] ← func(A,B)	fetch ₀

1/24/2008

CS152-Spring'08

29



Microprogram in the ROM

State	Op	zero?	busy	Control points	next-state
fetch ₀	*	*	*	MA ← PC	fetch ₁
fetch ₁	*	*	yes	fetch ₁
fetch ₁	*	*	no	IR ← Memory	fetch ₂
fetch ₂	*	*	*	A ← PC	fetch ₃
fetch ₃	ALU	*	*	PC ← A + 4	ALU ₀
fetch ₃	ALUi	*	*	PC ← A + 4	ALUi ₀
fetch ₃	LW	*	*	PC ← A + 4	LW ₀
fetch ₃	SW	*	*	PC ← A + 4	SW ₀
fetch ₃	J	*	*	PC ← A + 4	J ₀
fetch ₃	JAL	*	*	PC ← A + 4	JAL ₀
fetch ₃	JR	*	*	PC ← A + 4	JR ₀
fetch ₃	JALR	*	*	PC ← A + 4	JALR ₀
fetch ₃	beqz	*	*	PC ← A + 4	beqz ₀
...					
ALU ₀	*	*	*	A ← Reg[rs]	ALU ₁
ALU ₁	*	*	*	B ← Reg[rt]	ALU ₂
ALU ₂	*	*	*	Reg[rd] ← func(A,B)	fetch ₀

1/24/2008

CS152-Spring'08

30



Microprogram in the ROM *Cont.*

State	Op	zero?	busy	Control points	next-state
ALUi ₀	*	*	*	A ← Reg[rs]	ALUi ₁
ALUi ₁	sExt	*	*	B ← sExt ₁₆ (Imm)	ALUi ₂
ALUi ₁	uExt	*	*	B ← uExt ₁₆ (Imm)	ALUi ₂
ALUi ₂	*	*	*	Reg[rd] ← Op(A,B)	fetch ₀
...					
J ₀	*	*	*	A ← PC	J ₁
J ₁	*	*	*	B ← IR	J ₂
J ₂	*	*	*	PC ← JumpTarg(A,B)	fetch ₀
...					
beqz ₀	*	*	*	A ← Reg[rs]	beqz ₁
beqz ₁	*	yes	*	A ← PC	beqz ₂
beqz ₁	*	no	*	fetch ₀
beqz ₂	*	*	*	B ← sExt ₁₆ (Imm)	beqz ₃
beqz ₃	*	*	*	PC ← A+B	fetch ₀
...					

$$JumpTarg(A,B) = \{A[31:28], B[25:0], 00\}$$




CS152 Administrvia

- Tuesday's lecture 1/29 will be a special section to cover the lab infrastructure
- Krste, no office hours Monday - email for alternate time



Size of Control Store



MIPS: $w = 6+2$ $c = 17$ $s = ?$
 no. of steps per opcode = 4 to 6 + fetch-sequence
 no. of states \approx (4 steps per op-group) x op-groups
 + common sequences
 $= 4 \times 8 + 10$ states = 42 states $\Rightarrow s = 6$
 Control ROM = $2^{(8+6)} \times 23$ bits \approx 48 Kbytes

1/24/2008

CS152-Spring'08

33



Reducing Control Store Size

Control store has to be *fast* \Rightarrow *expensive*

- Reduce the ROM height (= address bits)
 - *reduce inputs by extra external logic*
each input bit doubles the size of the control store
 - *reduce states by grouping opcodes*
find common sequences of actions
 - *condense input status bits*
combine all exceptions into one, i.e., exception/no-exception
- Reduce the ROM width
 - *restrict the next-state encoding*
Next, Dispatch on opcode, Wait for memory, ...
 - *encode control signals (vertical microcode)*


1/24/2008

CS152-Spring'08

34



MIPS Controller V2



Jump Logic

$\mu\text{PCSrc} = \text{Case } \mu\text{JumpTypes}$

- next \Rightarrow $\mu\text{PC}+1$
- spin \Rightarrow if (busy) then μPC else $\mu\text{PC}+1$
- fetch \Rightarrow absolute
- dispatch \Rightarrow op-group
- feqz \Rightarrow if (zero) then absolute else $\mu\text{PC}+1$
- fnez \Rightarrow if (zero) then $\mu\text{PC}+1$ else absolute



Instruction Fetch & ALU: *MIPS-Controller-2*

State	Control points	next-state
fetch ₀	$MA \leftarrow PC$	next
fetch ₁	$IR \leftarrow \text{Memory}$	spin
fetch ₂	$A \leftarrow PC$	next
fetch ₃	$PC \leftarrow A + 4$	dispatch
...		
ALU ₀	$A \leftarrow \text{Reg}[rs]$	next
ALU ₁	$B \leftarrow \text{Reg}[rt]$	next
ALU ₂	$\text{Reg}[rd] \leftarrow \text{func}(A,B)$	fetch
ALUi ₀	$A \leftarrow \text{Reg}[rs]$	next
ALUi ₁	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
ALUi ₂	$\text{Reg}[rd] \leftarrow \text{Op}(A,B)$	fetch

1/24/2008

CS152-Spring'08

37



Load & Store: *MIPS-Controller-2*

State	Control points	next-state
LW ₀	$A \leftarrow \text{Reg}[rs]$	next
LW ₁	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
LW ₂	$MA \leftarrow A+B$	next
LW ₃	$\text{Reg}[rt] \leftarrow \text{Memory}$	spin
LW ₄		fetch
SW ₀	$A \leftarrow \text{Reg}[rs]$	next
SW ₁	$B \leftarrow \text{sExt}_{16}(\text{Imm})$	next
SW ₂	$MA \leftarrow A+B$	next
SW ₃	$\text{Memory} \leftarrow \text{Reg}[rt]$	spin
SW ₄		fetch

1/24/2008

CS152-Spring'08

38



Branches: MIPS-Controller-2

State	Control points	next-state
BEQZ ₀	A ← Reg[rs]	next
BEQZ ₁		fnez
BEQZ ₂	A ← PC	next
BEQZ ₃	B ← sExt ₁₆ (Imm<<2)	next
BEQZ ₄	PC ← A+B	fetch
BNEZ ₀	A ← Reg[rs]	next
BNEZ ₁		feqz
BNEZ ₂	A ← PC	next
BNEZ ₃	B ← sExt ₁₆ (Imm<<2)	next
BNEZ ₄	PC ← A+B	fetch



Jumps: MIPS-Controller-2

State	Control points	next-state
J ₀	A ← PC	next
J ₁	B ← IR	next
J ₂	PC ← JumpTarg(A,B)	fetch
JR ₀	A ← Reg[rs]	next
JR ₁	PC ← A	fetch
JAL ₀	A ← PC	next
JAL ₁	Reg[31] ← A	next
JAL ₂	B ← IR	next
JAL ₃	PC ← JumpTarg(A,B)	fetch
JALR ₀	A ← PC	next
JALR ₁	B ← Reg[rs]	next
JALR ₂	Reg[31] ← A	next
JALR ₃	PC ← B	fetch



VAX 11-780 Microcode

```

VAX11/780 Microcode : PCS 01, FPLA 00, MCS122      Age 771
26-May-81 14:58:11
CALLG, CALLS
MICRO2 1F(12)
Procedure call
(600,1205)
(600,1205)

j29744 ]HERE FOR CALLG OR CALLS, AFTER PROBING THE EXTENT OF THE STACK
j29745
j29746 ]-----]CALL SITE FOR MPUSH
j29747 CALL,7: D_0,AND,RC(T2), ]STRIP MASK TO BITS 11-0
j29748 CALL,J/MPUSH ]PUSH REGISTERS

j29749 ]-----]RETURN FROM MPUSH
j29750 CACHE_D(LONG), ]PUSH PC
j29751 LAB_R(8P) ] BY SP

j29752 ]-----]
j29753 ]-----]
j29754 ]-----]
j29755 CALL,R: R(SP)&VA_LA=K(I,R) ]UPDATE SP FOR PUSH OF PC &
j29756 ]-----]
j29757 D_R(FP) ]READY TO PUSH FRAME POINTER

j29758 ]-----]
j29759 ]-----]
j29760 ]-----]CALL SITE FOR PSHSP
j29761 CACHE_D(LONG), ]STORE FP,
j29762 LAB_R(SP), ]GET SP AGAIN
j29763 SC,K(I,FPF0), ]=16 TO SC

j29764 CALL,J/PSHSP

j29765 ]-----]
j29766 D_R(AP), ]READY TO PUSH AP
j29767 Q_TD(PSL) ] AND GET PSW FOR COMBINATIO

j29768 ]-----]
j29769 ]-----]
j29770 ]-----]
j29771 CACHE_D(LONG), ]STORE OLD AP
j29772 Q_0,ANDNOT,K(I,1F), ]CLEAR PSW<T,N,Z,V,C>
j29773 LAB_R(SP) ]GET SP INTO LATCHES AGAIN


j29774 ]-----]
j29775 ]-----]
j29776 PC&VA_RC(T1), FLUSH,IB ] LOAD NEW PC AND CLEAR OUT

j29777 ]-----]
j29778 ]-----]
j29779 D_DAL,SC, ]PSW TO D<31:16>
j29780 Q_RC(T2), ]RECOVER MASK
j29781 SC,SC+K(I,3), ]PUT -13 IN SC
j29782 LOAD,IB, PC_PC+1 ]START FETCHING SUBROUTINE I

j29783 ]-----]
j29784 ]-----]
j29785 ]-----]
j29786 D_DAL,SC, ]MASK AND PSW IN D<31:0>
j29787 Q_PC(T4), ]GET LOW BITS OF OLD SP TO 0<1:0>
j29788 SC,SC+K(I,A) ]PUT -3 IN SC

```

Implementing Complex Instructions





Mem-Mem ALU Instructions:

MIPS-Controller-2

Mem-Mem ALU op	$M[(rd)] \leftarrow M[(rs)] \text{ op } M[(rt)]$	
ALUMM ₀	MA ← Reg[rs]	next
ALUMM ₁	A ← Memory	spin
ALUMM ₂	MA ← Reg[rt]	next
ALUMM ₃	B ← Memory	spin
ALUMM ₄	MA ← Reg[rd]	next
ALUMM ₅	Memory ← func(A,B)	spin
ALUMM ₆		fetch

Complex instructions usually do not require datapath modifications in a microprogrammed implementation
 -- only extra space for the control program

Implementing these instructions using a hardwired controller is difficult without datapath modifications



Performance Issues

Microprogrammed control
 ⇒ multiple cycles per instruction

Cycle time ?


$$t_c > \max(t_{\text{reg-reg}}, t_{\text{ALU}}, t_{\mu\text{ROM}})$$

Suppose $10 * t_{\mu\text{ROM}} < t_{\text{RAM}}$

Good performance, relative to a single-cycle hardwired implementation, can be achieved even with a CPI of 10



Horizontal vs Vertical μ Code



- Horizontal μ code has wider μ instructions
 - Multiple parallel operations per μ instruction
 - Fewer steps per macroinstruction
 - Sparser encoding \Rightarrow more bits
- Vertical μ code has narrower μ instructions
 - Typically a single datapath operation per μ instruction
 - separate μ instruction for branches
 - More steps to per macroinstruction
 - More compact \Rightarrow less bits
- Nanocoding
 - Tries to combine best of horizontal and vertical μ code



Nanocoding


Exploits recurring control signal patterns in μ code, e.g.,

$ALU_0 \ A \leftarrow \text{Reg}[rs]$

...

$ALU_i \ A \leftarrow \text{Reg}[rs]$

...



- MC68000 had 17-bit μ code containing either 10-bit μ jump or 9-bit nanoinstruction pointer
 - Nanoinstructions were 68 bits wide, decoded to give 196 control signals



Microprogramming in IBM 360

	M30	M40	M50	M65
Datapath width (bits)	8	16	32	64
μ inst width (bits)	50	52	85	87
μ code size (K minsts)	4	4	2.75	2.75
μ store technology	CCROS	TCROS	BCROS	BCROS
μ store cycle (ns)	750	625	500	200
memory cycle (ns)	1500	2500	2000	750
Rental fee (\$K/month)	4	7	15	35

Only the fastest models (75 and 95) were hardwired



Microcode Emulation

- IBM initially miscalculated the importance of software compatibility with earlier models when introducing the 360 series
- Honeywell stole some IBM 1401 customers by offering translation software (“Liberator”) for Honeywell H200 series machine
- IBM retaliated with optional additional microcode for 360 series that could emulate IBM 1401 ISA, later extended for IBM 7000 series
 - one popular program on 1401 was a 650 simulator, so some customers ran many 650 programs on emulated 1401s
 - (650 simulated on 1401 emulated on 360)



Microprogramming thrived in the Seventies

- Significantly faster ROMs than DRAMs were available
- For complex instruction sets, datapath and controller were *cheaper and simpler*
- *New instructions* , e.g., floating point, could be supported without datapath modifications
- *Fixing bugs* in the controller was easier
- ISA compatibility across various models could be achieved easily and cheaply

Except for the cheapest and fastest machines, all computers were microprogrammed



Writable Control Store (WCS)

- Implement control store in RAM not ROM
 - MOS SRAM memories now almost as fast as control store (core memories/DRAMs were 2-10x slower)
 - Bug-free microprograms difficult to write
- User-WCS provided as option on several minicomputers
 - Allowed users to change microcode for each processor
- User-WCS *failed*
 - Little or no programming tools support
 - Difficult to fit software into small space
 - Microcode control tailored to original ISA, less useful for others
 - Large WCS part of processor state - expensive context switches
 - Protection difficult if user can change microcode
 - Virtual memory required *restartable* microcode



Microprogramming: early Eighties

- Evolution bred more complex micro-machines
 - Complex instruction sets led to need for subroutine and call stacks in μ code
 - Need for fixing bugs in control programs was in conflict with read-only nature of μ ROM
 - --> WCS (B1700, QMachine, Intel i432, ...)
- With the advent of VLSI technology assumptions about ROM & RAM speed became invalid -> more complexity
- Better compilers made complex instructions less important.
- Use of numerous micro-architectural innovations, e.g., pipelining, caches and buffers, made multiple-cycle execution of reg-reg instructions unattractive
- Looking ahead to RISC next time
 - Use chip area to build fast instruction cache of user-visible vertical microinstructions - use software subroutine not hardware microroutines
 - Use simple ISA to enable hardwired pipelined implementation

1/24/2008

CS152-Spring'08

51



Modern Usage

- *Microprogramming is far from extinct*
- Played a crucial role in micros of the Eighties
 - DEC uVAX, Motorola 68K series, Intel 386 and 486*
- Microcode plays an assisting role in most modern micros (*AMD Athlon, Intel Core 2 Duo, IBM PowerPC*)
 - Most instructions are executed directly, i.e., with hard-wired control
 - Infrequently-used and/or complicated instructions invoke the microcode engine
- *Patchable* microcode common for post-fabrication bug fixes, e.g. Intel Pentiums load μ code patches at bootup

1/24/2008

CS152-Spring'08

52



Acknowledgements

- These slides contain material developed and copyright by:
 - Arvind (MIT)
 - Krste Asanovic (MIT/UCB)
 - Joel Emer (Intel/MIT)
 - James Hoe (CMU)
 - John Kubiatowicz (UCB)
 - David Patterson (UCB)
- MIT material derived from course 6.823
- UCB material derived from course CS252