Problem Q4.1: Out-of-Order Scheduling

**Problem Q4.1.A**

<table>
<thead>
<tr>
<th></th>
<th>Decode → ROB</th>
<th>Issued</th>
<th>WB</th>
<th>Committed</th>
<th>OP</th>
<th>Dest</th>
<th>Src1</th>
<th>Src2</th>
</tr>
</thead>
<tbody>
<tr>
<td>I₁</td>
<td>-1</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>L.D</td>
<td>T0</td>
<td>R2</td>
<td>-</td>
</tr>
<tr>
<td>I₂</td>
<td>0</td>
<td>2</td>
<td>12</td>
<td>13</td>
<td>MUL.D</td>
<td>T₁</td>
<td>T0</td>
<td>F0</td>
</tr>
<tr>
<td>I₃</td>
<td>1</td>
<td>13</td>
<td>15</td>
<td>16</td>
<td>ADD.D</td>
<td>T₂</td>
<td>T₁</td>
<td>F0</td>
</tr>
<tr>
<td>I₄</td>
<td>2</td>
<td>3</td>
<td>5</td>
<td>17</td>
<td>ADDI</td>
<td>T₃</td>
<td>R2</td>
<td>-</td>
</tr>
<tr>
<td>I₅</td>
<td>3</td>
<td>4</td>
<td>6</td>
<td>18</td>
<td>L.D</td>
<td>T₄</td>
<td>T3</td>
<td>-</td>
</tr>
<tr>
<td>I₆</td>
<td>4</td>
<td>7</td>
<td>17</td>
<td>19</td>
<td>MUL.D</td>
<td>T₅</td>
<td>T₄</td>
<td>T₄</td>
</tr>
<tr>
<td>I₇</td>
<td>5</td>
<td>18</td>
<td>20</td>
<td>21</td>
<td>ADD.D</td>
<td>T₆</td>
<td>T₅</td>
<td>T₂</td>
</tr>
</tbody>
</table>

Table Q4.1-1

Common mistakes: Forgetting in-order commit, integer result bypassing, single-ported ROB/register files, issue dependent on writeback of sources and completed decode

**Problem Q4.1.B**

<table>
<thead>
<tr>
<th></th>
<th>Decode → ROB</th>
<th>Issued</th>
<th>WB</th>
<th>Committed</th>
<th>OP</th>
<th>Dest</th>
<th>Src1</th>
<th>Src2</th>
</tr>
</thead>
<tbody>
<tr>
<td>I₁</td>
<td>-1</td>
<td>0</td>
<td>1</td>
<td>2</td>
<td>L.D</td>
<td>T0</td>
<td>R2</td>
<td>-</td>
</tr>
<tr>
<td>I₂</td>
<td>0</td>
<td>2</td>
<td>12</td>
<td>13</td>
<td>MUL.D</td>
<td>T₁</td>
<td>T0</td>
<td>F0</td>
</tr>
<tr>
<td>I₃</td>
<td>3</td>
<td>13</td>
<td>15</td>
<td>16</td>
<td>ADD.D</td>
<td>T₀</td>
<td>T₁</td>
<td>F0</td>
</tr>
<tr>
<td>I₄</td>
<td>14</td>
<td>15</td>
<td>17</td>
<td>18</td>
<td>ADDI</td>
<td>T₁</td>
<td>R2</td>
<td>-</td>
</tr>
<tr>
<td>I₅</td>
<td>17</td>
<td>18</td>
<td>19</td>
<td>20</td>
<td>L.D</td>
<td>T₀</td>
<td>T1</td>
<td>-</td>
</tr>
<tr>
<td>I₆</td>
<td>19</td>
<td>20</td>
<td>30</td>
<td>31</td>
<td>MUL.D</td>
<td>T₁</td>
<td>T₀</td>
<td>T0</td>
</tr>
<tr>
<td>I₇</td>
<td>21</td>
<td>31</td>
<td>33</td>
<td>34</td>
<td>ADD.D</td>
<td>T₀</td>
<td>T₁</td>
<td>F3</td>
</tr>
</tbody>
</table>

Table Q4.1-2

Common mistakes: Forgetting in-order commit, not reusing T0 and T1 appropriately
Problem Q4.2: Fetch Pipelines

<table>
<thead>
<tr>
<th>PC</th>
<th>PC Generation</th>
</tr>
</thead>
<tbody>
<tr>
<td>F1</td>
<td>ICache Access</td>
</tr>
<tr>
<td>F2</td>
<td></td>
</tr>
<tr>
<td>D1</td>
<td>Instruction Decode</td>
</tr>
<tr>
<td>D2</td>
<td></td>
</tr>
<tr>
<td>RN</td>
<td>Rename/Reorder</td>
</tr>
<tr>
<td>RF</td>
<td>Register File Read</td>
</tr>
<tr>
<td>EX</td>
<td>Integer Execute</td>
</tr>
</tbody>
</table>

**Problem Q4.2.A**

Pipelining Subroutine Returns

Immediately after what pipeline stage does the processor know that it is executing a subroutine return instruction?

D2

Immediately after what pipeline stage does the processor know the subroutine return address?

RF

How many pipeline bubbles are required when executing a subroutine return?

6

**Problem Q4.2.B**

Adding a BTB

A subroutine can be called from many different locations and thus a single subroutine return can return to different locations. A BTB holds only the address of the last caller.

**Problem Q4.2.C**

Adding a Return Stack

Normally, instruction fetch needs to wait until the return instruction finishes the RF stage before the return address is known. With the return stack, as soon as the return instruction is decoded in D2, instruction fetch can begin fetching from the return address. This saves 2 cycles.

A return address is pushed after a JAL/JALR instruction is decoded in D2. A return address is popped after a JR r31 instruction is decoded in D2.
Problem Q4.2.D

Return Stack Operation

A: JAL B
A+1:
A+2:
...

B: JR r31
B+1:
B+2:
...

Problem Q4.2.E

Handling Return Address Mispredicts

When a value is popped off the return stack after D2, it is saved for two cycles as part of the pipeline state. After the RF stage of the return instruction, the actual r31 is compared against the predicted return address. If the addresses match, then we are done. Otherwise we mux in the correct program counter at the PC stage and kill the instructions in F1 and F2. Depending on how fast the address comparison is assumed to be, you might also kill the instruction in D1. So there is an additional 2 or 3 cycles on a return mispredict.

Problem Q4.2.F

Further Improving Performance

Ben should add a cache of the most recently encountered return instruction addresses. During F1, the contents of the cache are looked up to see if any entries match the current program counter. If so, then by the end of F1 (instead of D2) we know that we have a return instruction. We can then use the return stack to supply the return address.
Problem Q4.3: Bounds on ILP

The solution to this question comes from Little's Law. Every instruction in flight needs a separate destination physical register, unless it does not produce a result. We also need enough physical registers to map the committed architectural registers.

We want to find the minimum number of physical registers for some piece of code to saturate the machine pipelines. The machine cannot fetch and commit more than four instructions per cycle, so we pick the four lowest latency functional units (i.e., the two integer and the two memory) out of the six available, as these will require the least number of instructions in flight to saturate the machine's pipelines.

Instructions allocate a physical register in the decode stage, then need to hold it for at least the issue stage, plus the execute stage(s), plus the writeback stage, plus the commit stage. This is at least 3 cycles in addition to the number of execute stages.

An acceptable answer was:

\[
\text{minimum physical} = 2 \times (3 + 1) \quad \text{// Two integer instructions} \\
2 \times (3 + 2) \quad \text{// Two memory instructions} \\
+ \# \text{architectural registers}
\]

\[
= 18 + \# \text{architectural registers}
\]

Answers based on this Little's argument received 6/7 points, minus 1 point if the \# architectural registers was not included.

We obtain a better solution if we realize that we only need to find one piece of code that saturates the pipelines. Stores and branches do not need to allocate a destination register. Consider the following unrolled loop which zeros a region of memory, written in MIPS assembly code:

```
loop:   sw r0, 0(r1)
        sw r0, 4(r1)
        bne r1, r2, loop
        addu r1, r1, 8      # in delay slot
```

This loop will reach a steady state of one iteration per cycle, and will saturate the machine (four instructions per cycle) while allocating only one physical register per cycle (also freeing one physical register per cycle). The number of physical registers needed for this loop is only:

\[
\text{minimum physical} = 4 \quad \text{// Addu instruction.} \\
+ \# \text{architectural registers}
\]
This possibility got full credit (7/7).

Another possible reading of the question was to find a piece of code that had a different performance bottleneck, e.g., a data dependency, and find the number of physical registers required for it. (This wouldn't actually saturate the machines pipelines). These answers received almost full credit depending on quality of answer.

Common errors:

Many students incorrectly thought that each instruction needs to allocate three physical registers, one for each source operand and one for the destination.

<table>
<thead>
<tr>
<th>Problem Q4.4.B</th>
<th>Maximum ILP with no FPU</th>
</tr>
</thead>
</table>

The answer does not change, because the FPU would not be used in a solution that minimized the number of physical registers needed.

However, if in part A the assumption had been that code with a performance bottleneck was used, and that included the FPU, then a valid answer would be that the number would change. This was given full credit.

Common errors:

Most errors were due to not understanding the setup in previous part, or not explaining that floating-point units were the longest latency units and hence avoided in part A.

<table>
<thead>
<tr>
<th>Problem Q4.4.C</th>
<th>Minimum Registers</th>
</tr>
</thead>
</table>

There is no minimum as we can always create a scenario where a larger number of physical registers would allow the instruction fetch/decode stages to run ahead and find an instruction that could execute in parallel with preceding instructions. For example, an arbitrarily long serial dependency chain can be followed by an independent instruction:

```
add.d f1, f1, f2
add.d f1, f1, f2
...             # Many similar dependent instructions elided.
add.d f1, f1, f2
sub   r1, r2, r3  # An independent instruction.
```

Given that the fetch stage can proceed faster than the serially dependent instructions can be executed, we can always find a case where more physical registers will lead to faster execution given an infinite ROB.
Yes. Stores and branches do not require new physical registers, and together average around 10-25% of a typical instruction mix. So making the ROB have up to ~30% more entries than the difference between physical and architectural registers will tend to improve performance by allowing larger active instruction windows. Some examples could benefit from even larger ROBs, e.g., code from part A.

Common errors:

Many students assumed that every ROB entry needs a separate physical register (got 1 point for giving this incorrect answer).