## EECS150 - Digital Design

Lecture 14 - Project Description,

#### Part 3

March 4, 2010 John Wawrzynek

Spring 2010

EECS150 - Lec14-proj3

Page 1

# Verilog Memory Synthesis Notes

- Block RAMS and LUT RAMS all exist as primitive library elements (similar to FDRSE) and can be instantiated. However, it is much more convenient to **use inference**.
- Depending on how you write your verilog, you will get either a collection of block RAMs, a collection of LUT RAMs, or a collection of flip-flops.
- The synthesizer uses size, and read style (synch versus asynch) to determine the best primitive type to use.
- It is possible to force mapping to a particular primitive by using synthesis directives. However, if you write your verilog correctly, you will not need to use directives.
- The synthesizer has limited capabilities (eg., it can combine primitives for more depth and width, but is limited on porting options). Be careful, as you might not get what you want.
- See Synplify User Guide, and XST User Guide for examples. Spring 2010 EECS150-Lec14-proj3 Page 2

#### Inferring RAMs in Verilog

// 64X1 RAM implementation using distributed RAM

module ram64X1 (clk, we, d, addr, q); input clk, we, d; input [5:0] addr; output q; reg [63:0] temp; always @ (posedge clk) if(we) temp[addr] <= d; assign q = temp[addr]; Verilog reg array used with "always @ (posedge ... infers memory array. Asynchronous read infers LUT RAM

endmodule

Spring 2010

EECS150 - Lec14-proj3

Page 3

## **Dual-read-port LUT RAM**

```
11
// Multiple-Port RAM Descriptions
11
module v_rams_17 (clk, we, wa, ra1, ra2, di, do1, do2);
    input clk;
    input we;
    input [5:0] wa;
    input [5:0] ra1;
    input [5:0] ra2;
    input [15:0] di;
    output [15:0] do1;
    output [15:0] do2;
    reg [15:0] ram [63:0];
    always @(posedge clk)
    begin
       if (we)
           ram[wa] <= di;</pre>
   assign do1 = ram[ra1]; ______Multiple reference to
    end
    assign do2 = ram[ra2];
endmodule
```

#### **Block RAM Inference**

```
11
// Single-Port RAM with Synchronous Read
11
module v rams 07 (clk, we, a, di, do);
   input clk;
   input we;
   input [5:0] a;
   input [15:0] di;
   output [15:0] do;
         [15:0] ram [63:0];
   reg
         [5:0] read_a;
   req
   always @(posedge clk) begin
       if (we)
         ram[a] <= di;
                                Synchronous read
       infers Block RAM
   end
   assign do = ram[read_a];
endmodule
```

Spring 2010

EECS150 - Lec14-proj3

Page 5

## **Block RAM** initialization

```
module RAMB4_S4 (data_out, ADDR, data_in, CLK, WE);
   output[3:0] data_out;
   input [2:0] ADDR;
   input [3:0] data_in;
   input CLK, WE;
   reg [3:0] mem [7:0];
   reg [3:0] read addr;
   initial
                                            "data.dat" contains initial RAM
     begin
       $readmemb("data.dat", mem); contents, it gets put into the bitfile
                                           and loaded at configuration time.
     end
                                           (Remake bits to change contents)
   always@(posedge CLK)
     read addr <= ADDR;</pre>
   assign data out = mem[read addr];
   always @(posedge CLK)
     if (WE) mem[ADDR] = data in;
   endmodule
```

#### **Dual-Port Block RAM**

module test (data0,data1,waddr0,waddr1,we0,we1,clk0, clk1, q0, q1); parameter d width = 8; parameter addr width = 8; parameter mem depth = 256; input [d\_width-1:0] data0, data1; input [addr\_width-1:0] waddr0, waddr1; input we0, we1, clk0, clk1; reg [d\_width-1:0] mem [mem\_depth-1:0] reg [addr\_width-1:0] reg\_waddr0, reg\_waddr1; output [d\_width-1:0] q0, q1; assign q0 = mem[reg waddr0]; assign q1 = mem[reg\_waddr1]; always @(posedge clk0) begin if (we0) mem[waddr0] <= data0;</pre> reg\_waddr0 <= waddr0;</pre> end always @(posedge clk1) begin if (wel) mem[waddr1] <= data1;</pre> reg\_waddr1 <= waddr1;</pre> end endmodule

Spring 2010

EECS150 - Lec14-proj3

Page 7

#### First-in-first-out (FIFO) Memory

- Used to implement queues.
- These find common use in computers and communication circuits.
- Generally, used to "decouple" actions of producer and consumer:



- Producer can perform many writes without consumer performing any reads (or vis versa). However, because of finite buffer size, on average, need equal number of reads and writes.
- Typical uses:
  - interfacing I/O devices.
     Example network interface.
     Data bursts from network, then processor bursts to memory buffer (or reads one word at a time from interface).
     Operations not synchronized.
  - Example: Audio output.
     Processor produces output samples in bursts (during process swap-in time). Audio DAC clocks it out at constant sample rate.

EECS150 - Lec14-proj3

#### FIFO Interfaces



- After write or read operation, FULL and EMPTY indicate status of buffer.
- Used by external logic to control own reading from or writing to the buffer.
- FIFO resets to EMPTY state.
- HALF FULL (or other indicator of partial fullness) is optional.

Spring	2010	

	← read ptr
•	If pointers equal after write $\Rightarrow$ FULL:
	write ptr → read ptr
•	If pointers equal after read $\Rightarrow$ EMPTY:
	write ptr→ ← read ptr

Address pointers are used internally to keep next write position and next

write ptr-

read position into a dual-port

memory.

EECS150 - Lec14-proj3

## **FIFO Implementation Details**

- Assume, <u>dual-port memory</u> with asynchronous read, synchronous write.
- <u>Binary counter</u> for each of read and write address. CEs (count enable) controlled by WE and RE.
- Equal comparator to see when pointers match.
- Flip-flop each for FULL and EMPTY flags:

WE RE equal EMPTY <sub>i</sub> FULL <sub>i</sub>				Control logic (ESM) with
0 0	0	0	0	• <u>Control logic (FSIVI)</u> with
0 0	1	EMPTY <sub>i-1</sub>	FULL <sub>i-1</sub>	truth-table shown to left.
0 1	0	0	0	
0 1	1	1	0	
1 0	0	0	0	
1 0	1	0	1	
1 1	0	0	0	
11	1	EMPTY <sub>i-1</sub>	FULL <sub>i-1</sub>	

#### Xilinx Virtex5 FIFOs

- Virtex5 BlockRAMS include dedicated circuits for FIFOs.
- Details in User Guide (ug190).
- Takes advantage of separate dual ports and independent ports clocks.



Spring 2010

## Processor Design Considerations (1/2)

#### • Register File: Consider distributed RAM (LUT RAM)

- Size is close to what is needed: distributed RAM primitive configurations are 32 or 64 bits deep. Extra width is easily achieved by parallel arrangements.
- LUT-RAM configurations offer multi-porting options useful for register files.
- Asynchronous read, might be useful by providing flexibility on where to put register read in the pipeline.
- Instruction / Data Memories : Consider Block RAM
  - Higher density, lower cost for large number of bits
  - A single 36kbit Block RAM implements 1K 32-bit words.
  - Configuration stream based initialization, permits a simple "boot strap" procedure.
- Other Memories in Project? Ethernet? Video? Spring 2010 EECS150 - Lec14-proj3

## Video Display

- Pixel Array:
  - A digital image is represented by a matrix of values where each value is a function of the information surrounding the corresponding point in the image. A single element in an image matrix is a picture element, or **pixel**.
  - A pixel includes info for all color components Common standard is 8 bits per color (Red, Green, Blue)
  - The pixel array size (resolution) varies for different applications, device, & costs, e.g. common value is 1024 X 768 pixels.
- Frames:
- The illusion of motion is created by successively flashing still pictures called frames. Frame rates vary depending on application. Usually in range of 25-75 fps. We will use 75 fps (frames per second).

Spring 2010

EECS150 - Lec14-proj3



Page 13

## Video Display

- Images are generated on the screen of the display device by "drawing" or scanning each line of the image one after another, usually from top to bottom.
- Early display devices (CRTs) required time to get from the end of a scan line to the beginning of the next. Therefore each line of video consists of an active video portion and a **horizontal blanking interval** interval.



- A **vertical blanking** interval corresponds to the time to return from the bottom to the top.
- In addition to the active (visible) lines of video, each frame includes a number of non-visible lines in the vertical blanking interval.

## Video Display

- Display Devices, CRTs, LCDs, PDP, etc.
  - Devices come in a variety of native resolutions and frame rates, and also are designed to accommodate a wide range of resolutions and frame rates.
  - Pixels values are sent one at a time through either an analog or digital interface.
  - Display devices have limited "persistence", therefore frames must be repetitively sent, to create a stable image. Display devices don't typically store the image in memory.



Samsung LCD with analog interface.

- Repetitively sending the image also allows motion.
- For a typical resolution and frame rate:

#### Pixels per frame = 1024 X 768 = 786,432 Pixel rate = 75fps X 786432 = 58,982,400 pixels/sec

Note: in this example, we use a pixel clock rate of 78.75 MHz to account for blanking intervals

Spring 2010

EECS150 - Lec14-proj3

Page 15

## <u>"Framebuffer" HW/SW Interface</u>

- A range of memory addresses correspond to the display.
- CPU writes (using sw instruction) pixel values to change display.
- No synchronization required. Independent process reads pixels from memory and sends them to the display interface at the required rate.



## **Framebuffer Implementation**

- Framebuffer is a simple dual-ported memory.
   Two independent processes access framebuffer:
  - <u>CPU</u> writes pixel locations. Could be in random order, e.g. drawing an object, or sequentially, e.g. clearing the screen.



 How big is this memory and how do we implement it?

#### 1024 x 768 pixels/frame x 24 bits/pixel

Spring 2010

EECS150 - Lec14-proj3

Page 17

Framebuffer Details last year

One pixel value per memory location.



Note, that with only 4 bits/pixel, we could assign more than one pixel per memory location. Ruled out by us, as it complicated software.

#### **Color Map**

4 bits per pixel, allows software to assign each screen location, one of 16 different colors.

However, physical display interface uses 8 bits / pixel-color. Therefore entire pallet is 2<sup>24</sup> colors.

Color Map converts 4 bit pixel values to 24 bit colors.



Color map is memory mapped to CPU address space, so software can set the color table. Addresses: 0x8040\_0000 0x8040\_003C, one 24-bit entry per memory address.

Spring 2010

EECS150 - Lec14-proj3



#### IS61NLP25636A/IS61NVP25636A IS61NLP51218A/IS61NVP51218A



**MARCH 2008** 

#### 256K x 36 and 512K x 18 9Mb, PIPELINE 'NO WAIT' STATE BUS MAR SRAM PIN DESCRIPTIONS



Page 21

## **Memory Mapped Framebuffer**

- A range of memory addresses correspond to the display.
- CPU writes (using sw instruction) pixel values to change display.
- No handshaking required. Independent process reads pixels from memory and sends them to the display interface at the required rate.



## **Framebuffer Details**

One pixel value per memory location.



- Note, that we assign only one 16 bit pixel per memory location.
- <u>Two</u> pixel address map to <u>one</u> address in the SRAM (it is 32bits wide).

Spring 2010

```
EECS150 - Lec14-proj3
```

Page 23

# MIPS150 Video Subsystem



- Gives software ability to display information on screen.
- Equivalent to standard graphics cards:
  - Processor can directly write the display bit map
  - 2D Graphics acceleration

## **Physical Video Interface**

DVI connector: accommodates analog and digital formats



DVI Transmitter Chip, Chrontel 7301C.



Implements standard signaling voltage levels for video monitors. Digital to analog conversion for analog display formats.

