EECS 150 -- Digital Design Lecture 11-- Processor Pipelining

> 2010-2-23 John Wawrzynek

Today's lecture by John Lazzaro

www-inst.eecs.berkeley.edu/~cs150



EECS 150 - L11: Processor Pipelining

Today: Pipelining

- How to apply the performance equation to our single-cycle CPU.
- *
 - Pipelining: an idea from assembly line production applied to CPU design
- ✻
- Why pipelining is hard: data hazards, control hazards, structural hazards.



Visualizing pipelines to evaluate hazard detection and resolution.



A tool kit for hazard resolution.

EECS 150 - L11: Processor Pipelining



define: The Architect's Contract



To the program, it appears that instructions execute in the correct order defined by the ISA.



As each instruction completes, the machine state (regs, mem) appears to the program to obey the ISA.



What the machine actually does is up to the hardware designers, as long as the contract is kept.



Goal: Keep contract and run programs faster.

4

Performance Measurement

(as seen by a CPU designer)

Q. Why do we care about a program's performance? A. We want the CPU we are designing to run it well !



EECS 150 - L11: Processor Pipelining

Step 1: Analyze the right measurement!



CPU time: Proportional to Instruction Count





CPU time: Proportional to Clock Period





ECS 150 - L11: Processor Pipelining

Consider Lecture 10 single-cycle CPU				
Т	Lec #10: Project Introduction: Serial I/O MIPS Microarchitecture: [PDF]			
✻	All instructions take 1 cycle to every time they run.	o execute		
X CPI of any program running on machine? 1.0				
	"average CPI for the program" is a more-useful concept for more complicated machines			
	ECS 150 - L11: Processor Pipelining	UC Regents Spr 2010 © UCB 10		

Consider machine with a data cache ...



Final thoughts: Performance Equation

Seconds _	Instructions	Cycles	Seconds
Program -	Program	Instruction	Cycle
Goal is to optimize execution time, not individual equation terms.	Machines are optimized with respect to program workloads.	The CPI of the program. Reflects the program's instruction mix.	Clock period. Optimize jointly with machine CPI.



Pipelining



EECS 150 - L11: Processor Pipelining



Memory and register file semantics ...



Reads are combinational: Put a stable address on input, a short time later data appears on output.

Writes are clocked: If WE is high, memory Addr (or register file ws) captures memory Din (or register file wd) on positive edge of clock.

Note: May not be best choice for project.











Inspiration: Automobile assembly line

Assembly line moves on a steady clock. Each station does the same task on each car.



Lessons from car assembly lines

- **Faster line movement yields more** cars per hour off the line.
- **Faster line movement requires more stages, each doing simpler tasks.**

To maximize efficiency, all stages should take same amount of time (if not, workers in fast stages are idle)



"Filling", "flushing", and "stalling" assembly line are all bad news.



ECS 150 - L11: Processor Pipelining





Performance Equation and Pipelining





Performance Equation and Hazards







MIPS LW contract: Delayed Loads





Visualizing Pipelines



EECS 150 - L11: Processor Pipelining





Hazard Taxonomy



EECS 150 - L11: Processor Pipelining

Structural Hazards

Several pipeline stages need to use the same hardware resource at the same time.



- Solution #2: Change resource so that it can handle concurrent use.
- Solution #3: Stages "take turns" by stalling parts of the pipeline.








Data Hazards: 3 Types (RAW, WAR, WAW)

Several pipeline stages read or write the same data location in an incompatible way.

Read After Write (RAW) hazards. Instruction I2 expects to read a data value written by an earlier instruction, but I2 executes "too early" and reads the wrong copy of the data.

Note "data value", not "register". Data hazards are possible for any architected state (such as main memory). In practice, main memory hazard avoidance is the job of the memory system.



ECS 150 - L11: Processor Pipelining



Data Hazards: 3 Types (RAW, WAR, WAW)

Write After Read (WAR) hazards. Instruction 12 expects to write over a data value after an earlier instruction 11 reads it. But instead, 12 writes too early, and 11 sees the new value.

Write After Write (WAW) hazards. Instruction I2 writes over data an earlier instruction I1 also writes. But instead, I1 writes after I2, and the final data value is incorrect.

WAR and WAW not possible in our 5-stage pipeline. But are possible in other pipeline designs.



EECS 150 - L11: Processor Pipelining



Hazards Recap

Structural Hazards

Data Hazards (RAW, WAR, WAW)

Control Hazards (taken branches and jumps)

On each clock cycle, we must detect the presence of all of these hazards, and resolve them before they break the "contract with the programmer".



EECS 150 - L11: Processor Pipelining

Hazard Resolution Tools



EECS 150 - L11: Processor Pipelining

- **Stall** earlier instructions in pipeline.
- *
- Forward results computed in later pipeline stages to earlier stages.
- *
- Add new hardware or rearrange
- hardware design to eliminate hazard.
- ✻
- Change ISA to eliminate hazard.
- Kill earlier instructions in pipeline.
- *
- Make hardware handle concurrent requests to eliminate hazard.



- Stall earlier instructions in pipeline.
 - **Forward** results computed in later pipeline stages to earlier stages.
 - Add new hardware or rearrange hardware design to eliminate hazard.
- *
- Change ISA to eliminate hazard.
- Kill earlier instructions in pipeline.
- *
- Make hardware handle concurrent requests to eliminate hazard.



- **Stall** earlier instructions in pipeline.
- ⋇
- Forward results computed in later pipeline stages to earlier stages.
 - Add new hardware or rearrange hardware design to eliminate hazard.
- ✻
- Change ISA to eliminate hazard.
- Kill earlier instructions in pipeline.



Make hardware handle concurrent requests to eliminate hazard.









- **Stall** earlier instructions in pipeline.
- *
- Forward results computed in later pipeline stages to earlier stages.



- Add new hardware or rearrange
- hardware design to eliminate hazard.



- Change ISA to eliminate hazard.
- Kill earlier instructions in pipeline.



Make hardware handle concurrent requests to eliminate hazard.



Stall earlier instructions in pipeline.



Forward results computed in later pipeline stages to earlier stages.



- Add new hardware or rearrange
- hardware design to eliminate hazard.



Change ISA to eliminate hazard.



- Kill earlier instructions in pipeline.
- Make hardware handle concurrent requests to eliminate hazard.



Hazard Diagnosis



EECS 150 - L11: Processor Pipelining

Data Hazards: Read After Write

Read After Write (RAW) hazards. Instruction I2 expects to read a data value written by an earlier instruction, but I2 executes "too early" and reads the wrong copy of the data.

Classic solution: use forwarding heavily, fall back on stalling when forwarding won't work or slows down the critical path too much.



EECS 150 - L11: Processor Pipelining

Full bypass network ...







LW and Hazards

Туре	Instructions		
arithmetic	addu, subu, addiu		
logical	and, andi, or, ori, xor, xori, lui		
shift	sll, sra, srl	Nolood	
compare	slt, slti, sltu, sltui		
control	beq, bne, bgez, bltz, j, jr, jal	delay sidi	
data transfer	lw,sw		
Other:	break		



EECS 150 - L11: Processor Pipelining







Branches and Hazards

Single "delay slot" ~

Туре	Instructions	
arithmetic	addu, subu, addiu	
logical	and, andi, or, ori, xor, xori, lui	
shift	sll, sra, srl	
compare	slt, slti, sltu, sltui	
control	beq, bne, bgez, bltz, j, jr, jal	
data transfer	lw, sw	
Other:	break	



EECS 150 - L11: Processor Pipelining











EECS 150 - L11: Processor Pipelining
Lessons learned



Pipelining is hard



Study every instruction



Write test code in advance



Think about interactions ... between forwarding, branch and jump delay slots, R0 issues LW issues ... a long list!



EECS 150 - L11: Processor Pipelining

Control Implementation



EECS 150 - L11: Processor Pipelining

Recall: What is single cycle control?





EECS 150 - L11: Processor Pipelining

Exceptions and Interrupts

Exception: An unusual event happens to an instruction during its execution. **Examples:** divide by zero, undefined opcode.

Interrupt: Hardware signal to switch the processor to a new instruction stream. Example: a sound card interrupts when it needs more audio output samples (an audio "click" happens if it is left waiting).



EECS 150 - L11: Processor Pipelining

Challenge: Precise Interrupt / Exception (or exception) **Definition:** It must appear as if an/interrupt is taken between *two instructions* (say I_i and I_{i+1}) • the effect of all instructions up to and including I_i is totally complete • no effect of any instruction after I_i has taken place The interrupt handler either aborts the program or restarts it at I_{i+1} . Follows from the "contract" between the architect and the programmer ...





EECS 150 - L11: Processor Pipelining

Thursday:

Thr 2/25

Lec #12: Project Introduction: Memory Blocks, Project Specification: Reading: Pages 111 thru 137 of the <u>Virtex-5 User's Guide</u>



EECS 150 - L11: Processor Pipelining