EECS150 - Digital Design

Lecture 3 - Field Programmable

Gate Arrays (FPGAs)

January 26, 2010 John Wawrzynek

Spring 2010 EECS150 - Lec03-FPGA

FPGA Overview

- Basic idea: two-dimensional array of logic blocks and flip-flops with a means for the user to configure (program):
 1. the interconnection between the logic blocks,

2. the function of each block.

F			#		Logic Block (CL & FFs)
+	#		-	###	#= `\
L	TI.		H	ДΙ	Interconnection
Ŧ			-		±±
Ł	-	Ж		 	_
			-	ЩЦ	

Simplified version of FPGA internal architecture:

Die Photos: Virtex FPGA vs. Pentium IV



- FGPA Vertex chip looks remarkably structured
- Very dense, very regular structure
- "Full-Custom" Pentium chip somewhat more random in structure
- Large on-chip memories (caches) are visible

FPGAs are in widespread use



Background (review) for upcoming

 A <u>MUX</u> or multiplexor is a combinational logic circuit that chooses between 2N inputs under the control of N control signals.



. A latch is a 1-bit memory (similar to a flip-flop).

EECS150 - Lec03-FPGA

FPGA Variations

- Families of FPGA's differ in:
- physical means of implementing user programmability,
- arrangement of interconnection wires, and
- the basic functionality of the logic
- Most significant difference is in the method for providing flexible blocks and connections:



Anti-fuse based (ex: Actel)



- + Non-volatile, relatively small
- fixed (non-reprogrammable)

User Programmability


Latch-based [Xilinx, Altera, ...]



- + reconfigurable
- relatively large.
- · Latches are used to:
- control a switch to make or break cross-point connections in the interconnect
- 2. define the function of the logic blocks
- 3. set user options:
- within the logic blocks · in the input/output blocks
- global reset/clock
- "Configuration bit stream" is

loaded under user control


Idealized FPGA Logic Block




- 4-input look up table (LUT)
- implements combinational logic functions
- Register
- optionally stores output of LUT

EECS150 - LecO3-FPGA Page 8

4-LUT Implementation






FPGA Generic Design Flow



- · Design Implementation:
- Logic synthesis (in case of using HDL entry) followed by,
- Partition, place, and route to create configuration bitstream file
- · Design verification:
- Optionally use simulator to check function,
- Load design onto FPGA device (cable connects PC to development board), optional "logic scope" on FPGA

check operation at full speed in real environment.


Example Partition, Placement, and Route



Circuit combinational logic must be "covered" by 4-input 1-output LUTs. Flip-flops from circuit must map to FPGA flip-flops. (Best to preserve "closeness" to CL to minimize wiring.) Best placement in general attempts to minimize wiring. Vdd, GND, clock, and global resets are all "prewired".

Page 12

Example Partition, Placement, and Route




Two partitions. Each has single output, no more than 4 inputs, and no more than 1 flip-flop. In this case, inverter goes in both partitions.

Note: the partition can be arbitrarily large as long as it has not more than 4 inputs and 1 output, and no more than 1 flip-flop.

Spring 2010 EECS150-LacCGSFPGA PA


Xilinx FPGAs (interconnect detail)




Project platform: Xilinx ML505-110





FPGA: Xilinx Virtex-5 XC5VLX110T







Banks of I/O placed on chip floor plan









Configurable Logic Blocks (CLBs)




X-Y naming convention for slices



Atoms: 5-input Look Up Tables (LUTs)



Virtex-5 6-LUTs: Composition of 5-LUTs




The LX110T has 69,120 6-LUTs
6-LUT delay is 0.9 ns
SPRING 2010
EECS150 - LecCG-PPDA


May be used
as one
6-input LUT
(D6 out) ...
... or as two
5-input LUTS
(D6 and D5)

Combinational logic (post configuration)


The simplest view of a slice




Two 7-LUTs per slice ...




Or one 8-LUTs per slice ...




Extra muxes to chose LUT option ...




Slice flip-flop properties ...




Reminder: arithmetic addition ...









Putting it all together ... a SLICEL.






A SLICEM 6-LUT ...



A 1.1 Mb distributed RAM can be made if all SLICEMs of an LX110T are used as RAM.

8

Many RAM configurations possible ...





8

SLICEM shift register (one of many).



Spring 2010 EECS150 - Lac03-FPGA Page 36





Spring 2010	EECS150 - Lec03-FPGA	Page

	Configurable Logic Blocks (CLBs)				Block RAM Blocks			PowerPC	Endpoint		Max RocketO Transcelvere®		Total	Mare	
Device	Array (Row x Col)	Virtee-5 Silces(1)	Max Distributed RAM (Kb)	Sices ²⁰	18 Kb ⁽²⁾	35 Kb	Max (Kb)	CMTs(f)	Processor Blocks	PCI Express	MACu ⁽⁵⁾	GTP	GTX	Denks ⁽⁵⁾	User 1077
XC5VLX30	80 x 30	4,800	320	32	64	32	1,152	2	NIA	N/A	N/A	N/A	N/A	13	400
XC5VLX50	120 x 30	7,200	480	48	96	48	1,728	6	NA	NA	NA	NA	NA	17	560
XCSVLX85	120 x 54	12,960	840	48	192	95	3,456	6	NA	N/A	NA	NA	NA	17	560
XC5VLX110	160 x 54	17,280	1,120	64	256	128	4,608	6	NIA	NA	NA	NA	N/A	23	800
XC5VLX155	160 x 76	24,320	1,640	128	384	192	6,912	6	NA	NA	NA	NA	NA	23	800
XC5VLX220	160 x 108	34,560	2,260	128	384	192	6,912	6	NIA	NA	NA	NA	N/A	23	800
XC5VLX330	240 x 108	51,840	3,420	192	576	288	10,368	6	NIA	N/A	NA	NA	NA	33	1,200
XC5VLX20T	60×26	3,120	210	24	52	26	936	1	NA	- 1	2	- 4	N/A	7	172
XC5VLX30T	80 x 30	4,800	320	32	72	38	1,298	2	NIA	- 1	4	8	N/A	12	360
XCSVLXS0T	120 x 30	7,200	480	48	120	60	2,160	6	NA	- 1	4	12	NA	15	460
XC5VLX85T	120 x 54	12,960	840	48	216	108	3,888	6	NIA	- 1	4	12	N/A	15	480
XC5VLX110T	160 x 54	17,280	1,120	64	296	148	5,328	6	NA	- 1	4	16	N/A	20	680
XC5VLX155T	160 x 76	24,320	1,640	128	424	212	7,632	6	NA	- 1	4	16	N/A	20	660
XC5VLX220T	160 x 108	34,560	2,280	128	424	212	7,632	6	NA	- 1	4	16	NA	20	680
XC5VLX330T	240 x 108	51,840	3,420	192	648	324	11,664	6	NA	- 1	4	24	N/A	27	960
XC5VSX35T	80 x 34	5,440	520	192	168	94	3,024	2	NA	- 1	4	8	N/A	12	360
XC5V5X50T	120 x 34	8,160	780	288	264	132	4,752	6	NA	- 1	4	12	N/A	15	480
XC5VSX95T	160 x 46	14,720	1,520	640	488	244	8,784	6	NA	- 1	4	16	N/A	19	640
XC5V5XXM0T	240 x 78	37,440	4,200	1,056	1,032	516	18,576	6	NA	- 1	4	24	NA	27	960
XC5VTX150T	200 x 68	23,200	1,500	80	466	228	8,208	6	NA	- 1	4	NA	40	20	660
XC5VTX240T	240 x 78	37,440	2,400	96	648	324	11,664	6	NA	- 1	4	NA	48	20	660
XC5VFX30T	80 x 38	5,120	380	64	136	68	2,448	2	- 1	- 1	4	NA	8	12	360
XC5VFX70T	160 x 38	11,200	820	128	296	148	5,328	6	- 1	3	4	NA	16	19	640
XC5VFX100T	160 x 56	16,000	1,240	255	456	228	8,208	6	2	3	4	NA	16	20	680
XC5VFX130T	200 x 56	20,480	1,580	320	596	296	10,728	6	2	3	6	NA	20	24	8403
XC5VFX200T	240 x 68	30.720	2.280	384	912	456	16.416	6	2	4		NO	24	27	960

