# <u>EECS150 – Digital Design</u> <u>Lecture 2 – Synchronous Digital</u> <u>Systems Review Part 1</u>

January 21, 2010

John Wawrzynek Electrical Engineering and Computer Sciences University of California, Berkeley

http://www-inst.eecs.berkeley.edu/~cs150

Spring 2010


EECS150 lec02-SDS-review1

Page 1

# <u>Outline</u>

- Topics in the review, you have already seen in CS61C, and possibly EE40:
  - 1. Digital Signals.
  - 2. General model for synchronous systems.
  - 3. Combinational logic circuits
  - 4. Flip-flops, clocking (Next week)


#### **Integrated Circuit Example**



Spring 2010

EECS150 lec02-SDS-review1

Page 3




# A source of regularly occurring pulses used to measure the passage of time.

- Waveform diagram shows evolution of signal value (in voltage) over time.
- Usually comes from an off-chip crystal-controlled oscillator.
- One main clock per chip/system.
- Distributed throughout the chip/system.
- "Heartbeat" of the system. Controls the rate of computation by directly controlling all data transfers.

Spring 2010

EECS150 lec02-SDS-review1

#### <u>Data Signals</u>




#### The facts:

- 1. Low-voltage represents binary O and high-voltage, binary 1.
- 2. Circuits are design and built to be "restoring". Deviations from ideal voltages are ignored. Outputs close to ideal.
- 3. In synchronous systems, all changes follow clock edges.

Spring 2010

EECS150 lec02-SDS-review1

Page 5




# <u>Circuit Delay</u>

 $A = [a_3, a_2, a_1, a_0]$  Digital circuits cannot produce  $B = (b_1, b_2, b_3, a_0]$  outputs instantaneously.

- In general, the delay through a circuit is called the propagation delay. It measures the time from when inputs arrive until the outputs change.
- The delay amount is a function of many things. Some out of the control of the circuit designer:
  - Processing technology, the particular input values.
- And others under her control:
  - Circuit structure, physical layout parameters.

## **Bus Signals**

 $X_3 X_2 X_1 X_0$ 



# Signal wires grouped together often called a <u>bus</u>.

- X<sub>0</sub> is called the least significant bit (LSB)
- X<sub>3</sub> is called the most significant bit (MSB)
- Capital X represents the entire bus.
  - Here, hexadecimal digits are used to represent the values of all four wires.
  - The waveform for the bus depicts it as being simultaneiously high and low. (The hex digits give the bit values). The waveform just shows the timing.


Spring 2010

EECS150 lec02-SDS-review1

Page 7

## **Combinational Logic Blocks**

• Example four-input function:



- True-table representation of function. Output is explicitly specified for each input combination.
- In general, CL blocks have more than one output signal, in which case, the truth-table will have multiple output columns.

0000	F(0,0,0,0)
0001	F(0,0,0,1)
0010	F(0,0,1,0)
0011	F(0,0,1,1)
0100	F(0,1,0,0)
0101	F(0,1,0,1)
0110	F(0,1,1,0)
1111	F(0,1,1,1)
1000	F(1,0,0,0)
1001	F(1,0,0,1)
1010	F(1,0,1,0)
1011	F(1,0,1,1)
1100	F(1,1,0,0)
1101	F(1,1,0,1)
1110	F(1,1,1,0)
1111	F(1,1,1,1)

abcd

# **Example CL Block**

• 2-bit adder. Takes two 2-bit integers and produces 3-bit result.

A B 2 t z t	
+	
3	


a1 a0	b1 b0	c2 c1 c0
0 0	0 0	000
0 0	01	001
0 0	10	010
0 0	11	011
0 1	00	001
0 1	01	010
0 1	10	011
0 1	11	100
10	00	010
10	01	011
10	10	100
10	11	101
11	0 0	011
11	01	100
11	10	101
11	11	110

• Think about true table for 32-bit adder. It's possible to write out, but it might take a while!

Theorem: *Any* combinational logic function can be implemented as a networks of logic gates.


-	00	
Spring 2010	EECS150 lec02-SDS-review1	Page 9

Logic "Gates"



- Logic gates are often the primitive elements out of which combinational logic circuits are constructed.
  - In some technologies, there is a one-to-one correspondence between logic gate representations and actual circuits.
  - Other times, we use them just as another abstraction layer (FPGAs have no real logic gates).
- How about these gates with more than 2 inputs?
- Do we need all these types?

#### **Example Logic Circuit**



• How do we know that these two representations are equivalent?


Spring 2010

EECS150 lec02-SDS-review1

Page 11

#### Logic Gate Implementation

 Logic circuits have been built out of many different technologies. As we know, as long as we have a basic logic gate (AND or OR) and inversion we can build any a complete logic family.




Spring 2010

EECS150 lec02-SDS-review1

#### **Restoration**

- An necessary property of any successful technology for logic circuits is "Restoration".
- Circuits need:
  - to ignore noise and other non-idealities at the their inputs, and
  - generate "cleaned-up" signals at their output.
- Otherwise, each stage would propagates input noise to their output and eventually noise and other non-idealities would accumulate and signal content would be lost.




Spring 2010

Inverter Example of Restoration


EECS150 lec02-SDS-review1

Example (look at 1-input gate, to keep it simple):



- Inverter acts like a "non-linear" amplifier
- The non-linearity is critical to restoration
- Other logic gates act similarly with respect to input/output relationship.

Spring 2010



# **MIPS ALU Functions**

- Responsible for the action taken by most of the R-type instructions: add, sub, and, or, ...
- Arithmetic operations are complex. We'll study those later (although in 61c you saw a simple "ripple adder/subtractor")
- "Bitwise logical" instructions (and, or, ...) take values from 2 registers and combine them according to some logic operation.
- Example: and \$r3, \$r2, \$r1
- Implementation within the ALU:
- Likewise for or, exor, ...

#### **MIPS Implemenation**

• Consider beg instruction:

beq \$2,\$1,loop


- How does the processor check to see if the two register values are equal?
- One approach (used in 61c) is to subtract the two values and check the result for zero (all bits of the result are 0).
- Okay, so how does the processor check the result for zero?
- What if the we can't use the subtractor to compare the two register values. Is it possible to compare them directly?

Spring 2010

EECS150 lec02-SDS-review1

Page 17

# 61c MIPS, a Combinational Logic Block



#### **MIPS Controller Implementation**

- The controller examines the instruction as it comes from the instruction memory (or cache), "decodes" it, and asserts the proper "control signals" to be used by the rest of the processor for instruction execution.
- Instruction decoding is the process of identifying the instruction type and operation code.
- Then based on the instruction operation code, the proper control signals can be asserted.

Spring 2010

EECS150 lec02-SDS-review1

**func** 10 0000 10 0010 We Don't Care :-) 00 0000 00 0000 00 1101 10 0011 10 1011 00 0100 00 0010 op add sub lw ori beq sw i 0 RegDst 1 1 0 Х Х Х ALUSrc 0 0 1 1 0 1 х **MemtoReg** 0 0 0 1 х Х х RegWrite 1 1 1 1 0 0 0 MemWrite 0 0 0 0 1 0 0 nPCsel 0 0 0 0 0 0 1 0 0 0 0 0 0 1 Jump 0 1 ExtOp 1 Х х Х Х ALUctr<1:0> Add Subtract Or Add Add xxx Subtract 31 26 21 16 11 6 0 R-type rd shamt funct add, sub rt op rs immediate I-type ori, lw, sw, beq op rs rt J-type op target address jump Page 20 Spring 2010 EECS150 lec02-SDS-review1

# 61C MIPS Controller Summary

#### Instruction Decoding


- Jump instruction. Op = 000010
- Branch if equal instruction. Op = 000100
- Store word instruction. Op = 101011
- The instruction decode would assert a special signal for each of these instructions:

Spring 2010

EECS150 lec02-SDS-review1

Page 21

# **General Model for Synchronous Systems**




- All synchronous digital systems fit this model:
  - Collections of combinational logic blocks and state elements connected by signal wires. These form a directed graph with only two types of nodes (although the graph need not be bi-partite.)
  - Instead of simple registers, sometimes the state elements are large memory blocks.

#### <u>Extras</u>




EECS150 lec02-SDS-review1



#### Ideal Buffer: **Real Buffer:** V(Y)V(Y)A - $V_{_{DD}}$ $V_{_{OH}}$ V<sub>OH</sub> V<sub>DD</sub> Unity Gain Points $V_{OL}$ Slope = 1 -V(A)-V(A)V<sub>OL</sub> 0 0 V<sub>DD</sub> / 2 $V_{DD}$ V<sub>IL</sub> V<sub>IH</sub> $V_{DD}$ V<sub>IL</sub>, V<sub>IH</sub> $\overline{NM_H}, \overline{NM_L} < V_{DD}/2$ $NM_H = NM_L = V_{DD}/2$ Spring 2010 EECS150 lec02-SDS-review1 Page 25

## **D.C. Transfer Characteristics**

#### **D.C. Transfer Characteristics**



# V<sub>DD</sub> Scaling

- Chips in the 1970's and 1980's were designed using  $V_{DD} = 5 V$
- As technology improved,  $V_{DD}$  dropped
  - Avoid frying tiny transistors
  - Save power
- 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, 1.0 V, ...
- Be careful connecting chips with different supply voltages



Chips operate because they contain magic smoke Proof:

- if the magic smoke is let out, the chip stops working

Spring 2010

EECS150 lec02-SDS-review1