University of California at Berkeley College of Engineering Department of Electrical Engineering and Computer Science

EECS150, Spring 2010

Homework Assignment 6: Processor Pipeline Design; Composition of Memory Primitives Due March 5th, 2pm

Homework submissions must be made via the course SVN repository. Email submissions will not be accepted! Please format your homework as plain text, or PDF. You may use PNG for any necessary figures. Use a CAD program for diagrams (Microsoft Visio is installed on the machines in 125 Cory).

1. Identify all hazards in the datapath shown here, assuming the instruction set contains only the following MIPS instructions:



Remember: you learned about structural, control, and data hazards.

- 2. Extend the datapath from problem 1) to add the following I-type instructions (assuming accesses into memory must be word-aligned, meaning the lowest 2 bits of address are ignored, and operate on 32-bit words):
 - (a) **1b**: load byte: (loads the value 32' h000000?? according to:

$$R[\$rt] = M[(R[\$rs] + SignExt(imm))]$$

The address specified need not be word-aligned (but the hardware must implement this using word-aligned accesses!).

Since you will be drawing a lot of datapaths for your design documents this semester, take the time to get quick at it, and to build up a library of standard diagram components (you should be using a CAD tool).

(b) **sb** : store byte : (modifies a single byte in memory, leaving the other 3 bytes of the corresponding word unchanged. The instruction semantics:

M[(R[\$rs] + SignExt(imm))] = R[\$rt]

Again, the address specified need not be word-aligned.

Hint: you will need to perform a read-modify-write sequence to do this correctly. Can this be done while maintaining a CPI of 1?

3. Consider the following model of a single-port 8x2 memory.



- (a) Using one or more such memories (unmodified), construct a 8x2 memory.
- (b) Using one or more such memories (unmodified), construct a 16x1 memory.
- (c) Modify the model to describe an synchronous single-write, asynchonous single-read 8x1 memory (two address inputs).
- (d) Using one or more memories from c), construct a 8x1 memory with two read ports and one write port.
- (e) Using one or more memories from c), construct a 8x1 memory with two write ports and one read port.

4. DDCA: 7.25

Use the 5-stage pipelined processor from lecture 11 to answer the question. To avoid drawing unnecesary detail, you may use a format such as slide 6 of lecture 12.

5. **Opttional**

Although the toy instruction set used in lecture to illustrate processor design contains only a few instructions, it is capable of implementing any program. In fact, an ISA of only a single instruction is sufficient (although not at all practical when it comes to performance). In this excercise, we will implement a datapath for one example of this type of processor : **SBN**.

The SBN instruction set implements only the "subtract and branch if negative" instruction, the semantics of which are described below:

$$\begin{split} M[b] &= M[b] - M[a] \\ PC &= (M[a] < 0)?c: PC + 12 \end{split}$$

Each instruction is encoded with 96 bits, split into 3 fields of 32 bits each: $i = \{a, b, c\}$

- (a) Implement this architecture as a single-cycle processor. How many read ports are needed? How many write ports?
- (b) Implement this architecture using only one read and one write memory port. Use any style of processor design (pipelined, multi-cycle, etc.).