



Structural Verilog

EECS150 Spring2009 - Lab Lecture #2

Chris Fletcher

Slides designed by Chris Fletcher

Slides: "Verilog (1)", "Verilog (2)" and "CAD + Verilog" by Greg Gibeling

1/30/2009

EECS150 Lab Lecture #2

1



Today

- CAD Flow Extension
- Verilog
- Structural Verilog
- Administrative Info
- Lab #2: The Structural Accumulator
 - Lab2 circuit
 - Lab2 testing
 - Analysis of resource usage and timing

1/30/2009

EECS150 Lab Lecture #2

2



CAD Flow Extension (1)


- This week
 1. FPGA Editor
 2. BitGen
 3. iMPACT
- Next week
 1. Design Entry
 2. PPR
 - Design Partitioning
 - Place and Route
 3. See "This week" section

1/30/2009

EECS150 Lab Lecture #2

3

CAD Flow Extension (2)



1/30/2009

EECS150 Lab Lecture #2

4

Verilog (1)

- What's an HDL?
 - Textual Description of a Circuit
 - Human and Machine Readable
 - Hierarchical
 - Meaningful Naming
- NOT A PROGRAM
 - Describe what the circuit IS
 - Not what it DOES

1/30/2009





EECS150 Lab Lecture #2

5

Verilog (2)

Digital Design Productivity, in Gates/Week

Source: DataQuest


Behavioral HDL		2K-10K
RTL HDL		1K-2K
Gates		100-200
Transistors		10-20

1/30/2009

EECS150 Lab Lecture #2

6

CAD + Verilog: The Big Picture



1/30/2009

EECS150 Lab Lecture #2

7

Structural Verilog (1)

- Verilog Subsets
 - Structural: primitive gates + modules
 - Gate level design
 - **You will ONLY use Structural Verilog in this lab**
 - Dataflow: compact boolean expressions
 - More compact expression of structural Verilog
 - Behavioral: abstract syntax
 - Timing nuances
 - You will see this starting next lab

1/30/2009

EECS150 Lab Lecture #2

8

Structural Verilog (2)

- Structural 2:1 Mux example

Key

- Module wrapper
- Input/Output wire declarations
- Wire declarations
- Gates

```

module Mux21(A, B, S, Out);
  input wire A, B, S;
  output wire Out;

  wire notS, ATemp, BTemp;

  not invertS(notS, S);
  and(ATemp, A, notS);
  and(BTemp, B, S);
  or result(Out, ATemp, BTemp);
endmodule
    
```

1/30/2009

EECS150 Lab Lecture #2

9

Administrative Info

- Homework submission policy
- Lab lecture conflicts
- Card key access
- Check-off procedure

- Questions?

1/30/2009

EECS150 Lab Lecture #2

10

Lab #2 (1)

- Build a structural Accumulator
 - Work with a real design
 - Write parameterized Verilog
- Debugging
 - Synplicity RTL/Technology schematic
- Analysis
 - Resource consumption
 - Timing


1/30/2009

EECS150 Lab Lecture #2

11

Lab #2 (2)

- Structural Accumulator
 - ALU
 - 'FDRSE' Xilinx primitive flip-flop



1/30/2009


EECS150 Lab Lecture #2

12

Lab #2 (3)

■ ALU

- We provide the Verilog for N-bit version
- You must implement the 1-bit ALU model
- **Must** support our ALUOp
- Supports: +, -, &, |, ~, pass-through (7 operations)



1/30/2009


EECS150 Lab Lecture #2

13

Lab #2 (4)

■ FDRSE

- Xilinx primitive
- D-type flip-flop
 - Instantiated like a simple module
 - Specific Set/Reset characteristics
- "Read all about it!" → [virtex5_hdl.pdf](#)
 - It's part of the PreLab!



1/30/2009

EECS150 Lab Lecture #2

14

Lab #2 (5)

- Accumulator
 - We give you port specification
 - You will implement the rest of the circuit
- Use code examples
 - Mux21: Structural Verilog (gates, wires)
 - ALU: `generate` statements
- Abide by our interfaces!

1/30/2009


EECS150 Lab Lecture #2

15

Lab #2 (6)

■ HW test harness

- TA Accumulator vs. your Accumulator
- Check all input combinations
- Signal error and show address if mismatch



1/30/2009

EECS150 Lab Lecture #2

16

Lab #2 (7)

■ Circuit Analysis

- Resource Usage
 - Accumulator(width) = how many LUTs / SLICES?
 - generate allows you to experiment
- Timing
 - Locate nets → **"Technology Schematic"**
 - Calculate delay on the nets → **FPGA Editor**

1/30/2009

EECS150 Lab Lecture #2

17

Lab #2 (8)

■ PreLab

- Read specified material
 - **Write all of your Verilog**
- ### ■ Lab starts at debugging phase
- Assumption:
you have written all of your Verilog ahead of time

1/30/2009

EECS150 Lab Lecture #2

18
