EECS 150 Components and Design Techniques for Digital Systems    
CS 150 Spring 2008

Tu/Th 2:00-3:30PM
289 Cory
Home | Grades | Schedule | Calendar | Old News | Staff | Syllabus | Documents | Old Websites | Newsgroup


Catalog Description

CS 150. Components and Design Techniques for Digital Systems. (5) Three hours of lecture, one hour of discussion, and three hours of laboratory per week. Prerequisites: 61C, Electrical Engineering 40 or 42. Basic building blocks and design methods to contruct synchronous digital systems. Alternative representations for digital systems. Bipolar TTL vs. MOS implementation technologies. Standard logic (SSI, MSI) vs. programmable logic (PLD, PGA). Finite state machine design. Digital computer building blocks as case studies. Introduction to computer-aided design software. Formal hardware laboratories and substantial design project. Informal software laboratory periodically throughout semester. (F,SP) Katz, Newton, Pister.

Course Goals

Course Textbook

R. H. Katz, G. Borriello, Contemporary Logic Design, 2nd Ed., Pearson Prentice-Hall, Upper Saddle River, NJ, 2005.

CLD 2nd Edition
Contemporary Logic Design, Second Edition

Course Grading

Homeworks: 10%
Labs: 15%
Mideterms: 10% each
Project: 35%
Final: 20%

[ top | home ]

UC Berkeley http://www-inst.eecs.berkeley.edu/~cs150/ EECS 150 Spring 2008