


## Digital Design Methodology (Revisited)

- Design Methodology
  - ┆ Design Specification
  - ┆ Verification
  - ┆ Synthesis
- Technology Options
  - ┆ Full Custom VLSI
  - ┆ Standard Cell ASIC
  - ┆ FPGA

Lecture #20 – Design Methodology – 1

## Design Methodology: Big Picture



Lecture #20 – Design Methodology – 2

## Design Specification

- Written statement of functionality, timing, area, power, testability, fault coverage, etc.
- Functional specification methods:
  - ┆ State Transition Graphs
  - ┆ Timing Charts
  - ┆ Algorithm State Machines (like flowcharts)
  - ┆ HDLs (Verilog and VHDL)

Lecture #20 – Design Methodology – 3

## Design Partition

- Partition to form an Architecture
  - ┆ Interacting functional units
    - ┆ Control vs. datapath separation
    - ┆ Interconnection structures within datapath
    - ┆ Structural design descriptions
  - ┆ Components described by their behaviors
    - ┆ Register-transfer descriptions
  - ┆ Top-down design method exploiting hierarchy and reuse of design effort

Lecture #20 – Design Methodology – 4

## Design Entry

- Primary modern method: hardware description language
  - ┆ Higher productivity than schematic entry
  - ┆ Inherently easy to document
  - ┆ Easier to debug and correct
  - ┆ Easy to change/extend and hence experiment with alternative architectures
- Synthesis tools map description into generic technology description
  - ┆ E.g., logic equations or gates that will subsequently be mapped into detailed target technology
  - ┆ Allows this stage to be technology independent (e.g., FPGA LUTs or ASIC standard cell libraries)
- Behavioral descriptions are how it is done in industry today

Lecture #20 – Design Methodology – 5

## Simulation and Functional Verification

- Simulation vs. Formal Methods
- Test Plan Development
  - ┆ What functions are to be tested and how
  - ┆ Testbench Development
    - ┆ Testing of independent modules
    - ┆ Testing of composed modules
  - ┆ Test Execution and Model Verification
    - ┆ Errors in design
    - ┆ Errors in description syntax
    - ┆ Ensure that the design can be synthesized
  - ┆ The model must be VERIFIED before the design methodology can proceed

Lecture #20 – Design Methodology – 6

## Design Integration and Verification

- Integrate and test the individual components that have been independently verified
- Appropriate testbench development and integration
- Extremely important step and one that is often the source of the biggest problems
  - ▮ Individual modules thoroughly tested
  - ▮ Integration not as carefully tested
  - ▮ Bugs lurking in the interface behavior among modules!

Lecture #20 – Design Methodology – 7

## Presynthesis Sign-off

- Demonstrate full functionality of the design
- Make sure that the behavior specification meets the design specification
  - ▮ Does the demonstrated input/output behavior of the HDL description represent that which is expected from the original design specification
- Sign-off only when all functional errors have been eliminated

Lecture #20 – Design Methodology – 8


## Gate-Level Synthesis and Technology Mapping

- Once all syntax and functional errors have been eliminated, synthesize the design from the behavior description
  - ▮ Optimized Boolean description
  - ▮ Map onto target technology
- Optimizations include
  - ▮ Minimize logic
  - ▮ Reduce area
  - ▮ Reduce power
  - ▮ Balance speed vs. other resources consumed
- Produces netlist of standard cells or database to configure target FPGA

Lecture #20 – Design Methodology – 9

## Postsynthesis Design Validation

- Does gate-level synthesized logic implement the same input-output function as the HDL behavioral description?



Lecture #20 – Design Methodology – 10

## Postsynthesis Timing Verification

- Are the timing specifications met?
- Are the speeds adequate on the critical paths?
  - ▮ Can't accurately be determined until actual physical layout is understood and analyzed—length of wires, relative placement of sources and sinks, number of switch matrix crosspoints traversed, etc.
- Resynthesis may be required to achieve timing goals
  - ▮ Resize transistors
  - ▮ Modify architecture
  - ▮ Choose a different target device or technology

Lecture #20 – Design Methodology – 11

## Test Generation and Fault Simulation

- This is NOT about debugging the design!
  - ▮ Design should be correct at this stage, so ...
- Determine set of test vectors to test for inherent fabrication flaws
  - ▮ Need a quick method to sort out the bad from the good chips
  - ▮ More exhaustive testing may be necessary for chips that pass the first level
  - ▮ More relevant for ASIC design than FPGAs
    - ▮ Avoiding this step is one of the advantages of using the FPGA approach
- Fault simulation is used to determine how complete are the test vectors

Lecture #20 – Design Methodology – 12

## Placement and Routing

- ASIC Standard Cells
  - ┆ Select the cells and placement them on the mask
  - ┆ Interconnect the placed cells
  - ┆ Choose implementation scheme for critical signals
    - ┆ E.g., Clock distribution trees to minimize skew
  - ┆ Insert scan paths
- FPGAs
  - ┆ Placing functions into particular CLBs/Slices and committing interconnections to particular wires in the switch matrix

Lecture #20 – Design Methodology – 13

## Physical and Electrical Design Rule Check

- Applies to ASICs primarily
  - ┆ Are mask geometries correct to insure high probability of successful fabrication?
  - ┆ Fan-outs correct? Crosstalk signals within specification? Current drops within specification? Noise levels ok? Power dissipation acceptable?
- Many of these issues are not significant at a chip level for an FPGA but may be an issue for the system that incorporates the FPGA

Lecture #20 – Design Methodology – 14

## Parasitic Extraction

- Extract geometric information from design to determine capacitance
- Yields a much more realistic model of signal performance and delay
- Are the speed (timing) and power goals of the design still met?
- Could trigger another redesign/resynthesize cycle if not met

Lecture #20 – Design Methodology – 15

## Design Sign-off

- All design constraints have been met
- Timing specifications have been met
- Mask set ready for fabrication/

Lecture #20 – Design Methodology – 16

## SIA Roadmap—Technology Trends

	1999	2001	2003	2006	2009	2012
Transistor Gate Length	0.14 $\mu\text{m}$	0.12 $\mu\text{m}$	0.10 $\mu\text{m}$	0.07 $\mu\text{m}$	0.05 $\mu\text{m}$	0.035 $\mu\text{m}$
Transistors per $\text{cm}^2$	14 million	16 million	24 million	40 million	64 million	100 million
Chip Size	800 $\text{mm}^2$	850 $\text{mm}^2$	900 $\text{mm}^2$	1000 $\text{mm}^2$	1100 $\text{mm}^2$	1300 $\text{mm}^2$

Lecture #20 – Design Methodology – 17

## Alternative Technologies

- Standard Chips
  - ┆ Commonly used logic functions
  - ┆ Small amount of circuitry, order 100 transistors
  - ┆ Popular through the early 1980s
- Programmable Logic Devices
  - ┆ Generalized structure with programmable switches to allow (re)configuration in many different ways
  - ┆ PALS, PLAs, FPGAs
  - ┆ FPGAs go up 10+ million transistors
  - ┆ Widely used today
- Custom-Designed Chips
  - ┆ Semi-custom: Gate Arrays, Standard Cells
  - ┆ Full-custom

Lecture #20 – Design Methodology – 18

## Comparison of Implementation Technologies

- **Full Custom Chips**
  - ┆ Largest number of logic gates and highest speed
  - ┆ Microprocessors and memory chips
  - ┆ Created from scratch as a custom layout
  - ┆ Significant design effort and design time
- **Standard Cell (ASIC) Variation**
  - ┆ Gate arrays: prefab'd gates and routing channels
    - ┆ Can be stockpiled
    - ┆ Customization comes from completing the wiring layer
  - ┆ Library cells: predesigned logic, custom placed and routed
    - ┆ All process layers are fabricated for a given design
    - ┆ Design time is accelerated, but implementation time is still slow


Lecture #20 - Design Methodology - 19

## Comparison of Implementation Technologies

- **Field Programmable Gate Arrays**
  - ┆ Combines advantages of ASIC density with fast implementation process
  - ┆ Nature of the programmable interconnect leads to slower performing designs than that possible with other approaches
  - ┆ Appropriate for prototyping, where speed to implementation is the key factor (CS 150!)
  - ┆ Or where density is important but the unit volumes are not large enough to justify the design effort and costs associated with custom-designed approaches


Lecture #20 - Design Methodology - 20

## Alternative Technologies for IC Implementation



Lecture #20 - Design Methodology - 21

## Die Photos: Vertex vs. Pentium IV



- **FPGA Vertex chip looks remarkably well structured**
  - ┆ Very dense, very regular structure
- **Full Custom Pentium chip somewhat more random in structure**
  - ┆ Large on-chip memories (caches) are visible

Lecture #20 - Design Methodology - 22