

Arithmetic Circuits

(Part II)

Randy H. Katz
University of California, Berkeley

Spring 2004

Overview

- BCD Circuits
- Combinational Multiplier Circuit
- Design Case Study: 8 Bit Multiplier
- Sequential Multiplier Circuit

BCD Addition

BCD Number Representation

Decimal digits 0 thru 9 represented as 0000 thru 1001 in binary


Addition:

5 = 0101	5 = 0101	Problem when digit sum exceeds 9
3 = 0011	8 = 1000	
1000 = 8	1101 = 13!	

Solution: add 6 (0110) if sum exceeds 9!

5 = 0101	9 = 1001
8 = 1000	7 = 0111
1101	10000 = 16 in binary
6 = 0110	6 = 0110
10011 = 13 in BCD	10110 = 16 in BCD

BCD Addition Adder Design



Add 0110 to sum whenever it exceeds 1001 (11XX or 1X1X)

Combinational Multiplier Basic Concept

multiplier	1101 (13)	product of 2 4-bit numbers is an 8-bit number
multiplier	* 1011 (11)	

Partial products

1101	
1101	
0000	
1101	
10001111	(143)

Combinational Multiplier Partial Product Accumulation

	A3	A2	A1	A0				
	B3	B2	B1	B0				
		A2 B0	A2 B1	A1 B0	A0 B0			
		A3 B1	A2 B1	A1 B1	A0 B1			
		A3 B2	A2 B2	A1 B2	A0 B2			
	A3 B3	A2 B3	A1 B3	A0 B3				
S7	S6	S5	S4	S3	S2	S1	S0	

Contemporary Logic Design
Arithmetic Circuits

Combinational Multiplier Partial Product Accumulation

Note use of parallel carry-outs to form higher order sums

12 Adders, if full adders, this is 6 gates each = 72 gates

16 gates form the partial products

total = 88 gates!

© R.H. Katz Transparency No. 18-7

Contemporary Logic Design
Arithmetic Circuits

Combinational Multiplier Another Representation of the Circuit

Building block: full adder + and

4 x 4 array of building blocks

© R.H. Katz Transparency No. 18-8

Contemporary Logic Design
Arithmetic Circuits

Case Study: 8 x 8 Multiplier TTL Multipliers

Two chip implementation of 4 x 4 multiplier

© R.H. Katz Transparency No. 18-9

Contemporary Logic Design
Arithmetic Circuits

Case Study: 8 x 8 Multiplier Problem Decomposition

How to implement 8 x 8 multiply in terms of 4 x 4 multiplies?

$$\begin{array}{r}
 A7-4 \quad A3-0 \\
 * \quad B7-4 \quad B3-0 \\
 \hline
 \end{array}$$

8 bit products

- A3-0 * B3-0 = PP0
- A7-4 * B3-0 = PP1
- A3-0 * B7-4 = PP2
- A7-4 * B7-4 = PP3

PP15-12 PP11-8 PP7-4 PP3-0
 PP3-0 = PP0 3-0
 PP7-4 = PP0 3-0 + PP1 3-0 + PP2 3-0 + Carry-in
 PP11-8 = PP1 7-4 + PP2 7-4 + PP3 3-0 + Carry-in
 PP15-12 = PP3 7-4 + Carry-in

© R.H. Katz Transparency No. 18-10

Contemporary Logic Design
Arithmetic Circuits

Case Study: 8 x 8 Multiplier Calculation of Partial Products

Use 4 74284/285 pairs to create the 4 partial products

© R.H. Katz Transparency No. 18-11

Contemporary Logic Design
Arithmetic Circuits

Case Study: 8 x 8 Multiplier Three-At-A-Time Adder







Clever use of the Carry Inputs





Sum A[3-0], B[3-0], C[3-0]:

Two Level Full Adder Circuit

Note: Carry lookahead schemes also possible!

© R.H. Katz Transparency No. 18-12





Contemporary Logic Design
Arithmetic Circuits

Sequential Multiplier

- Symbolic/Encoded State Transition Table
 - State assignment chosen as follows:
 - Idle state set to 0000, i.e., START resets the state FFs
 - States S0 to S7 set to 1000 to 1111, easy to implement as a counter

Current State	Start	Next State	Clear	Load3-Shift		
Idle	0000	0	0000	Idle	0	0
Idle	0000	1	1000	S0	1	0
S0	1000	-	1001	S1	0	1
S1	1001	-	1010	S2	0	1
S2	1010	-	1011	S3	0	1
S3	1011	-	1100	S4	0	1
S4	1100	-	1101	S5	0	1
S5	1101	-	1110	S6	0	1
S6	1110	-	1111	S7	0	1
S7	1111	-	0000	Idle	0	1

© R.H. Katz Transparency No. 18-23

Contemporary Logic Design
Arithmetic Circuits

Booth Multiplier

Searching for ways to speed up the basic multiply step

- Tricky encoding scheme to reduce the number of stages in a binary multiplier
- Considers two bits at a time rather than one—this cuts the number of multiplier steps in half
- Each step is slightly more complex compared to the simple multiplier, but is almost as fast as the basic multiplier stage that it replaces

© R.H. Katz Transparency No. 18-24

Contemporary Logic Design
Arithmetic Circuits

Alternative Multiply Hardware

- 32-bit Multiplicand reg, 32-bit ALU, 64-bit Product reg, (Q-bit Multiplier reg)
- Rather than shift multiplier right and multiplicand left, we can shift BOTH the product and the multiplier to the right ...

© R.H. Katz Transparency No. 18-25

Contemporary Logic Design
Arithmetic Circuits

Multiply Control

Multiplicand Product
0010 0000 0011

© R.H. Katz Transparency No. 18-26

Contemporary Logic Design
Arithmetic Circuits

Motivation for Booth's Algorithm

- Example $2 \times 6 = 0010 \times 0110$:

x	0010	
	0110	
+	0000	shift (0 in multiplier)
+	0010	add (1 in multiplier)
+	0010	add (1 in multiplier)
+	0000	shift (0 in multiplier)

	00001100	
- If ALU can subtract as well as add, get same result as follows:

6	=	- 2 + 8
0110	=	- 00010 + 01000 = 11110 + 01000
- For example

x	0010	
	0110	
-	0000	shift (0 in multiplier)
-	0010	sub(first 1 in multiplier)
	0000	shift (mid string of 1s)
+	0010	add (prior step had last 1)

	00001100	

© R.H. Katz Transparency No. 18-27

Contemporary Logic Design
Arithmetic Circuits

Booth Multiplier: an Introduction

- Recode each 1 in multiplier as "+2-1"
 - Converts sequences of 1 to 10...0(-1)
 - Might reduce the number of 1's

© R.H. Katz Transparency No. 18-28

Contemporary Logic Design
Arithmetic Circuits

Recoding (Encoding) Example

- If you use the last row in multiplication, you should get exactly the same result as using the first row (after all, they represent the same number!)

© R.H. Katz Transparency No. 18-29

Contemporary Logic Design
Arithmetic Circuits

Booth Multiplication Example

	0 0 1 1 0	6x
	0 1 1 1 0	14
	+1 0 0 -1 0	
	0 0 0 0 0	
Sign extension	1 1 1 1 0 1 0	(-6)
	0 0 0 0 0	
	0 0 0 0 0	
	0 0 1 1 0	
	0 0 1 0 1 0 1 0 0	84

© R.H. Katz Transparency No. 18-30

Booth's Algorithm: Implementation Approach

Contemporary Logic Design
Arithmetic Circuits

end of run middle of run beginning of run

00111100

Current Bit	Bit to the Right	Explanation	Example	Op
1	0	Begins run of 1s	000111 <u>0</u> 00	sub
1	1	Middle of run of 1s	000111 <u>1</u> 000	none
0	1	End of run of 1s	000 <u>1</u> 111000	add
0	0	Middle of run of 0s	000111 <u>0</u> 00	none

Originally for Speed (when shift is faster than add, it is advantageous to replace adds and subs with shifts)

Basic idea: replace a string of 1s in multiplier with an initial subtract for rightmost 1 in a run of 1's, then later add back a 1 for the bit to the left of the last 1 in the run

-1
+ 10000
01111

© R.H. Katz Transparency No. 18-31

Booth's Example (2 x 7)

Contemporary Logic Design
Arithmetic Circuits

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 0111 0	10 -> sub
1a. P = P - m	1110	+ 1110 1110 0111 0	shift P (sign ext)
1b.	0010	1111 0011 1	11 -> nop, shift
2.	0010	1111 1001 1	11 -> nop, shift
3.	0010	1111 1100 1	01 -> add
4a.	0010	+ 0010 0001 1100 1	shift
4b.	0010	0000 1110 0	done

© R.H. Katz Transparency No. 18-32

Booth's Example (2 x -3)

Contemporary Logic Design
Arithmetic Circuits

Operation	Multiplicand	Product	next?
0. initial value	0010	0000 1101 0	10 -> sub
1a. P = P - m	1110	+ 1110 1110 1101 0	shift P (sign ext)
1b.	0010	1111 0110 1 + 0010	01 -> add
2a.		0001 0110 1	shift P
2b.	0010	0000 1011 0 + 1110	10 -> sub
3a.	0010	1110 1011 0	shift
3b.	0010	1111 0101 1	11 -> nop
4a.		1111 0101 1	shift
4b.	0010	1111 1010 1	done

© R.H. Katz Transparency No. 18-33

Lecture Review

Contemporary Logic Design
Arithmetic Circuits

We have covered:

- *BCD Adders*
Simple extension of binary adders
- *Multipliers*
4 x 4 multiplier: partial product accumulation
extension to 8 x 8 case
- *Sequential Multipliers*
- *Booth Multiply Step*
Recoding to speed up the calculation

© R.H. Katz Transparency No. 18-34