

## Sequential Logic Optimization

- State Minimization
  - Algorithms for State Minimization
- State, Input, and Output Encodings
  - Minimize the Next State and Output logic

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 1

## Optimization in Context

- Understand the word specification
- Draw a picture
- Derive a state diagram and Symbolic State Table
- Determine an implementation approach (e.g., gate logic, ROM, FPGA, etc.)
- Perform *STATE MINIMIZATION*
- Perform *STATE ASSIGNMENT*
- Map Symbolic State Table to Encoded State Tables for implementation (*INPUT and OUTPUT encodings*)
- You can specify a specific state assignment in your Verilog code through parameter settings

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 2

## Finite State Machine Optimization

- State Minimization
  - Fewer states require fewer state bits
  - Fewer bits require fewer logic equations
- Encodings: State, Inputs, Outputs
  - State encoding with fewer bits has fewer equations to implement
    - However, each may be more complex
  - State encoding with more bits (e.g., one-hot) has simpler equations
    - Complexity directly related to complexity of state diagram
  - Input/output encoding may or may not be under designer control

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 3

## Algorithmic Approach to State Minimization


- Goal - identify and combine states that have equivalent behavior
- Equivalent States:
  - Same output
  - For all input combinations, states transition to same or equivalent states
- Algorithm Sketch
  1. Place all states in one set
  2. Initially partition set based on output behavior
  3. Successively partition resulting subsets based on next state transitions
  4. Repeat (3) until no further partitioning is required
    - states left in the same set are equivalent
- Polynomial time procedure

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 4

## State Minimization Example

- Sequence Detector for 010 or 110

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S0	S1	S2	0	0
0	S1	S3	S4	0	0
1	S2	S5	S6	0	0
00	S3	S0	S0	0	0
01	S4	S0	S0	1	0
10	S5	S0	S0	0	0
11	S6	S0	S0	1	0



CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 5

## Method of Successive Partitions

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S0	S1	S2	0	0
0	S1	S3	S4	0	0
1	S2	S5	S6	0	0
00	S3	S0	S0	0	0
01	S4	S0	S0	1	0
10	S5	S0	S0	0	0
11	S6	S0	S0	1	0


- ( S0 S1 S2 S3 S4 S5 S6 )
- ( S0 S1 S2 S3 S5 ) ( S4 S6 )      S1 is equivalent to S2
- ( S0 S1 S2 ) ( S3 S5 ) ( S4 S6 )      S3 is equivalent to S5
- ( S0 ) ( S1 S2 ) ( S3 S5 ) ( S4 S6 )      S4 is equivalent to S6
- ( S0 ) ( S1 S2 ) ( S3 S5 ) ( S4 S6 )

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 6

## Minimized FSM

- State minimized sequence detector for 010 or 110


Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S0	S1'	S1'	0	0
0 + 1	S1'	S3'	S4'	0	0
X0	S3'	S0	S0	0	0
X1	S4'	S0	S0	1	0



7 States reduced to 4 States  
3 bit encoding replaced by 2 bit encoding

## Another Example

- 4-Bit Sequence Detector: output 1 after each 4-bit input sequence consisting of the binary strings 0110 or 1010



## State Transition Table

- Group states with same next state and same outputs

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>5</sub>	S <sub>6</sub>	0	0
00	S <sub>3</sub>	S <sub>7</sub>	S <sub>8</sub>	0	0
01	S <sub>4</sub>	S <sub>9</sub>	S <sub>10</sub>	0	0
10	S <sub>5</sub>	S <sub>11</sub>	S <sub>12</sub>	0	0
11	S <sub>6</sub>	S <sub>13</sub>	S <sub>14</sub>	0	0
000	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
001	S <sub>8</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
010	S <sub>9</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0
100	S <sub>11</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
101	S <sub>12</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0
110	S <sub>13</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
111	S <sub>14</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0

S'<sub>10</sub>

## Iterate the Row Matching Algorithm

Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>5</sub>	S <sub>6</sub>	0	0
00	S <sub>3</sub>	S <sub>7</sub>	S <sub>8</sub>	0	0
01	S <sub>4</sub>	S <sub>9</sub>	S <sub>10</sub>	0	0
10	S <sub>5</sub>	S <sub>11</sub>	S <sub>12</sub>	0	0
11	S <sub>6</sub>	S <sub>13</sub>	S <sub>14</sub>	0	0
000	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
001	S <sub>8</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
010	S <sub>9</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011 or 101	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0
100	S <sub>11</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
110	S <sub>12</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
111	S <sub>13</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
	S <sub>14</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0

S'<sub>7</sub>

## Iterate One Last Time


Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>4</sub>	0	0
1	S <sub>2</sub>	S <sub>5</sub>	S <sub>6</sub>	0	0
00	S <sub>3</sub>	S <sub>7</sub>	S <sub>7</sub>	0	0
01	S <sub>4</sub>	S <sub>7</sub>	S <sub>10</sub>	0	0
10	S <sub>5</sub>	S <sub>7</sub>	S <sub>10</sub>	0	0
11	S <sub>6</sub>	S <sub>7</sub>	S <sub>7</sub>	0	0
not (011 or 101)	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011 or 101	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0

S'<sub>3</sub>

S'<sub>4</sub>

## Final Reduced State Machine


Input Sequence	Present State	Next State		Output	
		X=0	X=1	X=0	X=1
Reset	S <sub>0</sub>	S <sub>1</sub>	S <sub>2</sub>	0	0
0	S <sub>1</sub>	S <sub>3</sub>	S <sub>2</sub>	0	0
1	S <sub>2</sub>	S <sub>3</sub>	S <sub>3</sub>	0	0
00 or 11	S <sub>3</sub>	S <sub>3</sub>	S <sub>3</sub>	0	0
01 or 10	S <sub>3</sub>	S <sub>7</sub>	S <sub>10</sub>	0	0
not (011 or 101)	S <sub>7</sub>	S <sub>0</sub>	S <sub>0</sub>	0	0
011 or 101	S <sub>10</sub>	S <sub>0</sub>	S <sub>0</sub>	1	0



15 states (min 4 FFs) reduced to 7 states (min 3 FFs)

## More Complex State Minimization

### Multiple input example




CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 13

## Minimized FSM

### Implication Chart Method

- Cross out incompatible states based on outputs
- Then cross out more cells if indexed chart entries are already crossed out



CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 14


## Minimizing Incompletely Specified FSMs

- Equivalence of states is transitive when machine is fully specified
- But its not transitive when don't cares are present  
e.g., state output  
S0 - 0 S1 is compatible with both S0 and S2  
S1 1- but S0 and S2 are incompatible  
S2 - 1
- No polynomial time algorithm exists for determining best grouping of states into equivalent sets that will yield the smallest number of final states

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 15

## Minimizing States May Not Yield Best Circuit

- Example: edge detector - outputs 1 when last two input changes from 0 to 1



X	Q <sub>1</sub>	Q <sub>0</sub>	Q <sub>1</sub> <sup>+</sup>	Q <sub>0</sub> <sup>+</sup>
0	0	0	0	0
0	0	1	0	0
0	1	1	0	0
1	0	0	0	1
1	0	1	1	1
1	1	1	1	1
-	1	0	0	0


$$Q_1^+ = X (Q_1 \text{ xor } Q_0)$$

$$Q_0^+ = X Q_1' Q_0'$$

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 16

## Another Implementation of Edge Detector

- "Ad hoc" solution - not minimal but cheap and fast



CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 17

## State Assignment

- Choose bit vectors to assign to each "symbolic" state
  - With n state bits for m states there are  $2^n / (2^n - m)$  [log n <= m <= 2^n]
  - $2^n$  codes possible for 1st state,  $2^n - 1$  for 2nd,  $2^n - 2$  for 3rd, ...
  - Huge number even for small values of n and m
    - Intractable for state machines of any size
    - Heuristics are necessary for practical solutions
  - Optimize some metric for the combinational logic
    - Size (amount of logic and number of FFs)
    - Speed (depth of logic and fanout)
    - Dependencies (decomposition)

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 18

## State Assignment Strategies

- Possible Strategies
  - ▮ Sequential - just number states as they appear in the state table
  - ▮ Random - pick random codes
  - ▮ One-hot - use as many state bits as there are states (bit=1 → state)
  - ▮ Output - use outputs to help encode states
  - ▮ Heuristic - rules of thumb that seem to work in most cases
- No guarantee of optimality - another intractable problem


CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 19

## One-hot State Assignment

- Simple
  - ▮ Easy to encode, debug
- Small Logic Functions
  - ▮ Each state function requires only predecessor state bits as input
- Good for Programmable Devices
  - ▮ Lots of flip-flops readily available
  - ▮ Simple functions with small support (signals its dependent upon)
- Impractical for Large Machines
  - ▮ Too many states require too many flip-flops
  - ▮ Decompose FSMs into smaller pieces that can be one-hot encoded
- Many Slight Variations to One-hot
  - ▮ One-hot + all-0

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 20

## State Maps and Counting Bit Changes



## Adjacency Heuristics for State Assignment

- Adjacent codes to states that share a common next state
    - ▮ Group 1's in next state map

I	Q	Q'	O
i	a	c	j
i	b	c	k

$$c = i * a + i * b$$
  - Adjacent codes to states that share a common ancestor state
    - ▮ Group 1's in next state map

I	Q	Q'	O
i	a	b	j
k	a	c	l

$$b = i * a$$

$$c = k * a$$
  - Adjacent codes to states that have a common output behavior
    - ▮ Group 1's in output map

I	Q	Q'	O
i	a	b	j
i	c	d	j


$$j = i * a + i * c$$

$$b = i * a$$

$$d = i * c$$
- CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 22

## Heuristics for State Assignment



### Successor/Predecessor Heuristics



- High Priority:  $S_3$  and  $S_4$  share common successor state ( $S_0$ )
- Medium Priority:  $S_3$  and  $S_4$  share common predecessor state ( $S_1$ )
- Low Priority:
  - ▮ 0/0:  $S_0, S_1, S_3$
  - ▮ 1/0:  $S_0, S_1, S_3, S_4$

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 23

## Heuristics for State Assignment




(a) First state assignment

(b) Second state assignment

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 24


## Another Example



- High Priority:**  
 $S_3, S_4$   
 $S_7, S_{10}$
- Medium Priority:**  
 $S_1, S_2$   
 $2 \times S_3, S_4$   
 $S_7, S_{10}$
- Low Priority:**  
 0/0:  $S_0, S_1, S_2, S_3, S_4, S_7$   
 1/0:  $S_0, S_1, S_2, S_3, S_4, S_7, S_{10}$

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 25

## Example Continued



- Choose assignment for  $S_0 = 000$
- Place the high priority adjacency state pairs into the State Map
- Repeat for the medium adjacency pairs
- Repeat for any left over states, using the low priority scheme

Two alternative assignments at the left

(a) (b)  
 CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 26

## Why Do These Heuristics Work?

- Attempt to maximize adjacent groupings of 1's in the next state and output functions

Current State	Next State $X=0 \ X=1$	$Q_2, Q_1$	$Q_2, Q_1$	$Q_2, Q_1$
$(S_i)$	$(S_j)$	$Q_2, X$	$Q_1, X$	$Q_0, X$
$(S_0)$ 000	001 101	00	0 0 0 X	00
$(S_1)$ 001	011 111	01	1 0 0 X	01
$(S_2)$ 101	111 011	11	1 1 1 1	11
$(S_3)$ 010	010 010	01	0 0 0 0	01
$(S_4)$ 110	010 110	11	1 1 1 1	11
$(S_5)$ 010	000 000	01	0 0 0 0	01
$(S_6)$ 110	000 000	11	1 1 1 1	11

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 27

## General Approach to Heuristic State Assignment

- All current methods are variants of this
  - 1) Determine which states "attract" each other (weighted pairs)
  - 2) Generate constraints on codes (which should be in same cube)
  - 3) Place codes on Boolean cube so as to maximize constraints satisfied (weighted sum)
- Different weights make sense depending on whether we are optimizing for two-level or multi-level forms
- Can't consider all possible embeddings of state clusters in Boolean cube
  - Heuristics for ordering embedding
  - To prune search for best embedding
  - Expand cube (more state bits) to satisfy more constraints

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 28

## Output-Based Encoding

- Reuse outputs as state bits - use outputs to help distinguish states
  - Why create new functions for state bits when output can serve as well
  - Fits in nicely with synchronous Mealy implementations

Inputs			Present State	Next State	Outputs	
C	TL	TS			ST	H
0	-	-	HG	HG	0	10
-	0	-	HG	HG	0	10
1	1	-	HG	HY	1	10
-	-	0	HY	HY	0	10
-	-	1	HY	FG	1	10
1	0	-	FG	FG	0	00
0	-	-	FG	FY	1	10
-	1	-	FG	FY	1	10
-	-	0	FY	FY	0	10
-	-	1	FY	HG	1	10

HG =  $ST' H1' HO' F1' FO' + ST H1 HO' F1' FO$   
 HY =  $ST H1' HO' F1' FO' + ST' H1' HO F1' FO'$   
 FG =  $ST H1' HO F1' FO' + ST' H1 HO' F1' FO'$   
 FY =  $ST H1 HO' F1' FO' + ST' H1 HO' F1' FO'$

Output patterns are unique to states, we do not need ANY state bits - implement 5 functions (one for each output) instead of 7 (outputs plus 2 state bits)

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 29

## Current State Assignment Approaches

- For tight encodings using close to the minimum number of state bits
  - Best of 10 random seems to be adequate (averages as well as heuristics)
  - Heuristic approaches are not even close to optimality
  - Used in custom chip design
- One-hot encoding
  - Easy for small state machines
  - Generates small equations with easy to estimate complexity
  - Common in FPGAs and other programmable logic
- Output-based encoding
  - Ad hoc - no tools
  - Most common approach taken by human designers
  - Yields very small circuits for most FSMs

CS 150 - Spring 2004 - Lec #15 - Seq Logic Optimization - 30

## Sequential Logic Implementation Summary

### ■ Implementation of sequential logic

- State minimization
- State assignment

### ■ Implications for programmable logic devices

- When logic is expensive and FFs are scarce, optimization is highly desirable (e.g., gate logic, PLAs, etc.)
- In Xilinx devices, logic is bountiful (4 and 5 variable TTs) and FFs are many (2 per CLB), so optimization is not so crucial an issue as in other forms of programmable logic
- This makes sparse encodings like One-Hot worth considering