

Outline

- Alternative controller FSM implementation approaches based on:
 - Classical Moore and Mealy machines
 - Time state: Divide and Counter
 - Jump counters
 - Microprogramming (ROM) based approaches
 - branch sequencers
 - horizontal microcode
 - vertical microcode

CS 150 - Spring 2004 - Lec #12: Control Implementation - 1

Alternative Ways to Implement Processor FSMs

- "Random Logic" based on Moore and Mealy Design
 - Classical Finite State Machine Design
- Divide and Conquer Approach: Time-State Method
 - Partition FSM into multiple communicating FSMs
- Exploit MSI Functionality: Jump Counters
 - Counters, Multiplexers, Decoders
- Microprogramming: ROM-based methods
 - Direct encoding of next states and outputs


CS 150 - Spring 2004 - Lec #12: Control Implementation - 2

Random Logic

- Perhaps poor choice of terms for "classical" FSMs
- Contrast with structured logic: PAL/PLA, FPGA, ROM
- Could just as easily construct Moore and Mealy machines with these components


CS 150 - Spring 2004 - Lec #12: Control Implementation - 3

Moore Machine State Diagram




CS 150 - Spring 2004 - Lec #12: Control Implementation - 4

Memory-Register Interface Timing



CS 150 - Spring 2004 - Lec #12: Control Implementation - 5

Moore Machine Diagram



CS 150 - Spring 2004 - Lec #12: Control Implementation - 6

Moore Machine State Table

Reset Wait	IR<15>	IR<14>	AC<15>	Current State	Next State	Register Transfer Ops
1	X	X	X	X	RES (0000)	
0	X	X	X	X	RES (0000)	IF0 (0001) O → PC
0	X	X	X	X	IF0 (0001)	IF1 (0001) PC → MAR, PC + 1 → PC
0	0	X	X	X	IF1 (0010)	IF2 (0011)
0	1	X	X	X	IF1 (0010)	IF2 (0011)
0	1	X	X	X	IF2 (0011)	IF2 (0011) MAR → Mem, Read,
0	0	X	X	X	IF2 (0011)	IF3 (0100) Request, Mem → MBR
0	0	X	X	X	IF3 (0100)	IF3 (0100) MBR → IR
0	1	X	X	X	IF3 (0100)	OD (0101)
0	X	0	0	X	OD (0101)	LD0 (0110)
0	X	0	1	X	OD (0101)	ST0 (1001)
0	X	1	0	X	OD (0101)	AD0 (1011)
0	X	1	1	X	OD (0101)	BR0 (1110)

CS 150 - Spring 2004 - Lec #12: Control Implementation - 7

Moore Machine State Table

Reset Wait	IR<15>	IR<14>	AC<15>	Current State	Next State	Register Transfer Ops
0	X	X	X	X	LD0 (0110)	LD1 (0111) IR → MAR
0	1	X	X	X	LD1 (0111)	LD1 (0111) MAR → Mem, Read,
0	0	X	X	X	LD1 (0111)	LD2 (1000) Request, Mem → MBR
0	X	X	X	X	LD2 (1000)	IF0 (0001) MBR → AC
0	X	X	X	X	ST0 (1001)	ST1 (1010) IR → MAR, AC → MBR
0	1	X	X	X	ST1 (1010)	ST1 (1010) MAR → Mem, Write,
0	0	X	X	X	ST1 (1010)	IF0 (0001) Request, MBR → Mem
0	X	X	X	X	AD0 (1011)	AD1 (1100) IR → MAR
0	1	X	X	X	AD1 (1100)	AD1 (1100) MAR → Mem, Read,
0	0	X	X	X	AD2 (1101)	AD2 (1101) Request, Mem → MBR
0	X	X	X	X	AD2 (1101)	IF0 (0001) MBR + AC → AC
0	X	X	X	0	BR0 (1110)	IF0 (0001)
0	X	X	X	1	BR0 (1110)	BR1 (1111)
0	X	X	X	X	BR1 (1111)	IF0 (0001) IR → PC

CS 150 - Spring 2004 - Lec #12: Control Implementation - 8

Moore Machine State Transition Table

- Observations:
 - Extensive use of Don't Cares
 - Inputs used only in a small number of state e.g., AC<15> examined only in BR0 state IR<15:14> examined only in OD state
- Some outputs always asserted in a group
- ROM-based implementations cannot take advantage of don't cares
- However, ROM-based implementation can skip state assignment step

CS 150 - Spring 2004 - Lec #12: Control Implementation - 9

Moore Machine Implementation

```

i9
.o4
.ilb reset wait ir15 ir14 ac15 q3 q2 q1 q0
Assume PAL/PLA implementation style
.p26
0--- 0000 0000
0--- 0001 0001
00--- 0010 0010
01--- 0010 0011
01--- 0011 0011
00--- 0011 0100
00--- 0100 0100
01--- 0100 0101
000- 0101 0110
001- 0101 1001
010- 0101 1011
011- 0101 1110
0--- 0110 0111
01--- 0111 0111
00--- 0111 1000
0--- 1001 1010
01--- 1010 1010
00--- 1010 0001
0--- 1011 1100
01--- 1100 1100
00--- 1100 1101
0--- 1101 0001
0--- 1110 0001
0--- 1110 1111
0--- 1111 0001
e

i9
.o4
.ilb reset wait ir15 ir14 ac15 q3 q2 q1 q0
.p21
000-0101 0110
001-0101 1001
011-0101 1110
010-0101 1011
01---1010 1010
00---0111 1000
00---0111 0100
0---1000 0001
0---1110 1110
01---0111 0100
0---0001 0001
01---0110 0001
0---1001 1010
0---1011 1100
00---1100 0001
0---0110 0010
0---1110 0001
0---1111 0001
0---0110 0100
01---0111 0011
e
    
```

21 product terms
Compare with 512 product terms in ROM implementation!

CS 150 - Spring 2004 - Lec #12: Control Implementation - 10

Moore Machine Implementation

NOVA assignment does better

NOVA State Assignment SUMMARY

onehot_products = 22
best_products = 18
best_size = 414


18 product terms improves on 21!

states[0]:IF0 Best code: 0000
states[1]:IF1 Best code: 1011
states[2]:IF2 Best code: 1111
states[3]:IF3 Best code: 1101
states[4]:OD Best code: 0001
states[5]:LD0 Best code: 0010
states[6]:LD1 Best code: 0011
states[7]:LD2 Best code: 0100
states[8]:ST0 Best code: 0101
states[9]:ST1 Best code: 0110
states[10]:AD0 Best code: 0111
states[11]:AD1 Best code: 1000
states[12]:AD2 Best code: 1001
states[13]:BR0 Best code: 1010
states[14]:BR1 Best code: 1100
states[15]:RES Best code: 1110

CS 150 - Spring 2004 - Lec #12: Control Implementation - 11

Synchronous Mealy Machines


- Standard Mealy Machine has asynchronous outputs
- These change in response to input changes, independent of clock
- Revise Mealy Machine design so outputs change only on clock edges
- One approach: non-overlapping clocks



CS 150 - Spring 2004 - Lec #12: Control Implementation - 12


Synchronous Mealy Machines

Case I: Synchronizers at Inputs and Outputs




Synchronous Mealy Machine

Case II: Synchronizers on Inputs



Synchronous Mealy Machines

Case III: Synchronized Outputs




Synchronous Mealy Machines

- Implications for Processor FSM Already Derived
 - Consider inputs: Reset, Wait, $IR<15:14>$, $AC<15>$
 - Latter two already come from registers, and are sync'd to clock
 - Possible to load IR with new instruction in one state & perform multiway branch on opcode in next state
 - Best solution for Reset and Wait: synchronized inputs
 - » Place D flipflops between these external signals and the control inputs to the processor FSM
 - » Sync'd versions of Reset and Wait delayed by one clock cycle
- CS 150 - Spring 2004 - Lec #12: Control Implementation - 16

Time State Divide and Conquer

- Overview
 - Classical Approach: Monolithic Implementations
 - Alternative "Divide & Conquer" Approach:
 - » Decompose FSM into several simpler communicating FSMs
 - » Time state FSM (e.g., IFetch, Decode, Execute)
 - » Instruction state FSM (e.g., LD, ST, ADD, BRN)
 - » Condition state FSM (e.g., $AC < 0$, $AC \neq 0$)
- CS 150 - Spring 2004 - Lec #12: Control Implementation - 17

Time State (Divide & Conquer)



Time State (Divide & Conquer)

Generation of Microoperations


0 → PC: Reset
 PC + 1 → PC: T0
 PC → MAR: T0
 MAR → Memory Address Bus: T2 + T6 • (LD + ST + ADD)
 Memory Data Bus → MBR: T2 + T6 • (LD + ADD)
 MBR → Memory Data Bus: T6 • ST
 MBR → IR: T4
 MBR → AC: T7 • LD
 AC → MBR: T5 • ST
 AC + MBR → AC: T7 • ADD
 IR <13:0> → MAR: T5 • (LD + ST + ADD)
 IR <13:0> → PC: T6 • BRN
 1 → Read/Write: T2 + T6 • (LD + ADD)
 0 → Read/Write: T6 • ST
 1 → Request: T2 + T6 • (LD + ST + ADD)

Jump Counter

Concept

Implement FSM using MSI functionality: counters, mux, decoders

Pure jump counter: only one of four possible next states




Single "Jump State" function of the current state

Hybrid jump counter:

Multiple "Jump States" - function of current state + inputs

Jump Counters

Pure Jump Counter




NOTE: No inputs to jump state logic

Logic blocks implemented via discrete logic, PALs/PLAs, ROMs


Jump Counters

Problem with Pure Jump Counter

Difficult to implement multi-way branches




Logical State Diagram



Pure Jump Counter State Diagram

Jump Counters

Hybrid Jump Counter




Load inputs are function of state and FSM inputs

Jump Counters

Implementation Example

State assignment attempts to take advantage of sequential states



Jump Counters

Implementation Example, Continued

$$\begin{aligned} \text{CNT} &= (s_0 + s_5 + s_8 + s_{10}) + \text{Wait} \cdot (s_1 + s_3) + \text{Wait} \cdot (s_2 + s_6 + s_9 + s_{11}) \\ \text{CNT} &= \text{Wait} \cdot (s_1 + s_3) + \text{Wait} \cdot (s_2 + s_6 + s_9 + s_{11}) \\ \text{CLR} &= \text{Reset} + s_7 + s_{12} + s_{13} + (s_9 \cdot \text{Wait}) \\ \text{CLR} &= \text{Reset} \cdot s_7 \cdot s_{12} \cdot s_{13} \cdot (s_9 + \text{Wait}) \\ \text{LD} &= s_4 \end{aligned}$$


Contents of Jump State ROM

Address	Contents (Symbolic State)
00	0101 (LD)
01	1000 (STO)
10	1010 (AD)
11	1101 (BR)

CS 150 - Spring 2004 - Lec #12: Control Implementation - 25

Jump Counters

Implementation Example, continued



Jump Counter


CLR, CNT, LD implemented via Mux Logic

$$\text{CLR} = \text{CLRm} + \text{Reset}$$

$$\text{CLR} = \text{CLRm} + \text{Reset}$$

Active Lo outputs: hi input inverted at the output

Note that CNT is active hi on counter so invert MUX inputs!



Jump Counters

Microoperation implementation

- 0 → PC = Reset
 - PC + 1 → PC = S0
 - PC → MAR = S0
 - MAR → Memory Address Bus = Wait*(S1 + S2 + S5 + S6 + S8 + S9 + S11 + S12)
 - Memory Data Bus → MBR = Wait*(S2 + S6 + S11)
 - MBR → Memory Data Bus = Wait*(S8 + S9)
 - MBR → IR = Wait*S3
 - MBR → AC = Wait*S7
 - AC → MBR = IR15*IR14*S4
 - AC + MBR → AC = Wait*S12
 - IR<13:0> → MAR = (IR15*IR14 + IR15*IR14 + IR15*IR14)*S4
 - IR<13:0> → PC = AC15*S13
 - 1 → Read/Write = Wait*(S1 + S2 + S5 + S6 + S11 + S12)
 - 0 → Read/Write = Wait*(S8 + S9)
 - 1 → Request = Wait*(S1 + S2 + S5 + S6 + S8 + S9 + S11 + S12)
- Jump Counters: CNT, CLR, LD function of current state + Wait
- Why not store these as outputs of the Jump State ROM?
- Make Wait and Current State part of ROM address
- 32 x as many words, 7 bit's wide
- CS 150 - Spring 2004 - Lec #12: Control Implementation - 28

Controller Implementation Summary

- Control Unit Organization
 - Register transfer operation
 - Classical Moore and Mealy machines
 - Time State Approach
 - Jump Counter
 - Next Time:
 - » Branch Sequencers
 - » Horizontal and Vertical Microprogramming

CS 150 - Spring 2004 - Lec #12: Control Implementation - 29