


## SDRAM Memory Controller

- Static RAM Technology
  - 6T Memory Cell
  - Memory Access Timing
- Dynamic RAM Technology
  - 1T Memory Cell
  - Memory Access Timing


CS 150 - Spring 2004 - Lec #9: Memory Controller - 1

## Basic Memory Subsystem Block Diagram




CS 150 - Spring 2004 - Lec #9: Memory Controller - 2

## Static RAM Cell



CS 150 - Spring 2004 - Lec #9: Memory Controller - 3


## Typical SRAM Organization: 16-word x 4-bit



CS 150 - Spring 2004 - Lec #9: Memory Controller - 4


## Logic Diagram of a Typical SRAM

- Write Enable is usually active low ( $\text{WE}_L$ )
- Din and Dout are combined to save pins:
  - A new control signal, output enable ( $\text{OE}_L$ ) is needed
  - $\text{WE}_L$  is asserted (Low),  $\text{OE}_L$  is disasserted (High)
    - D serves as the data input pin
  - $\text{WE}_L$  is disasserted (High),  $\text{OE}_L$  is asserted (Low)
    - D is the data output pin
  - Both  $\text{WE}_L$  and  $\text{OE}_L$  are asserted:
    - Result is unknown. Don't do that!!!



CS 150 - Spring 2004 - Lec #9: Memory Controller - 5


## Typical SRAM Timing



CS 150 - Spring 2004 - Lec #9: Memory Controller - 6

## Problems with SRAM


- Six transistors use up lots of area
- Consider a "Zero" is stored in the cell:
  - ▮ Transistor N1 will try to pull "bit" to 0
  - ▮ Transistor P2 will try to pull "bit bar" to 1
- Bit lines are already pre-charged high: Are P1 and P2 really necessary?



CS 150 - Spring 2004 - Lec #9: Memory Controller - 7

## 1-Transistor Memory Cell (DRAM)


- Write:
  1. Drive bit line
  2. Select row
- Read:
  1. Precharge bit line to  $V_{dd}/2$
  2. Select row
  3. Cell and bit line share charges
    - ▮ Minute voltage changes on the bit line
  4. Sense (fancy sense amp)
    - ▮ Can detect changes of ~1 million electrons
  5. Write: restore the value
- Refresh
  1. Just do a dummy read to every cell.



Read is really a read followed by a restoring write


CS 150 - Spring 2004 - Lec #9: Memory Controller - 8

## Classical DRAM Organization (Square)



CS 150 - Spring 2004 - Lec #9: Memory Controller - 9


## DRAM Logical Organization (4 Mbit)



- Square root of bits per RAS/CAS
  - ▮ Row selects 1 row of 2048 bits from 2048 rows
  - ▮ Col selects 1 bit out of 2048 bits in such a row

CS 150 - Spring 2004 - Lec #9: Memory Controller - 10


## Logic Diagram of a Typical DRAM



- Control Signals ( $RAS\_L$ ,  $CAS\_L$ ,  $WE\_L$ ,  $OE\_L$ ) are all active low
- Din and Dout are combined (D):
  - ▮  $WE\_L$  is asserted (Low),  $OE\_L$  is disasserted (High)
    - ▮ D serves as the data input pin
  - ▮  $WE\_L$  is disasserted (High),  $OE\_L$  is asserted (Low)
    - ▮ D is the data output pin
- Row and column addresses share the same pins (A)
  - ▮  $RAS\_L$  goes low: Pins A are latched in as row address
  - ▮  $CAS\_L$  goes low: Pins A are latched in as column address
  - ▮  $RAS/CAS$  edge-sensitive

CS 150 - Spring 2004 - Lec #9: Memory Controller - 11

## DRAM READ Timing




CS 150 - Spring 2004 - Lec #9: Memory Controller - 12

## Early Read Sequencing

- Assert Row Address
  - Assert RAS\_L
    - ▮ Commence read cycle
    - ▮ Meet Row Addr setup time before RAS/hold time after RAS
- Assert OE\_L
- Assert Col Address
- Assert CAS\_L
  - ▮ Meet Col Addr setup time before CAS/hold time after CAS
- Valid Data Out after access time
- Disassert OE\_L, CAS\_L, RAS\_L to end cycle

CS 150 - Spring 2004 - Lec #9: Memory Controller - 13

## Sketch of Early Read FSM




## Late Read Sequencing

- Assert Row Address
  - Assert RAS\_L
    - ▮ Commence read cycle
    - ▮ Meet Row Addr setup time before RAS/hold time after RAS
- Assert Col Address
- Assert CAS\_L
  - ▮ Meet Col Addr setup time before CAS/hold time after CAS
- Assert OE\_L
- Valid Data Out after access time
- Disassert OE\_L, CAS\_L, RAS\_L to end cycle


CS 150 - Spring 2004 - Lec #9: Memory Controller - 15

## Sketch of Late Read FSM



## DRAM WRITE Timing

- Every DRAM access begins at:
  - ▮ The assertion of the RAS\_L
  - ▮ 2 ways to write: early or late v. CAS



## Key DRAM Timing Parameters

- $t_{RAC}$ : minimum time from RAS line falling to the valid data output.
  - ▮ Quoted as the speed of a DRAM
  - ▮ A fast 4Mb DRAM  $t_{RAC} = 60$  ns
- $t_{RC}$ : minimum time from the start of one row access to the start of the next.
  - ▮  $t_{RC} = 110$  ns for a 4Mbit DRAM with a  $t_{RAC}$  of 60 ns
- $t_{CAC}$ : minimum time from CAS line falling to valid data output.
  - ▮ 15 ns for a 4Mbit DRAM with a  $t_{RAC}$  of 60 ns
- $t_{PC}$ : minimum time from the start of one column access to the start of the next.
  - ▮ 35 ns for a 4Mbit DRAM with a  $t_{RAC}$  of 60 ns

CS 150 - Spring 2004 - Lec #9: Memory Controller - 18

## SDRAM Memory Controller

- Static RAM Technology
  - 6T Memory Cell
  - Memory Access Timing
- Dynamic RAM Technology
  - 1T Memory Cell
  - Memory Access Timing