


Sequential Logic Implementation

- Models for representing sequential circuits
 - ▮ Abstraction of sequential elements
 - ▮ Finite state machines and their state diagrams
 - ▮ Inputs/outputs
 - ▮ Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - ▮ Deriving state diagram
 - ▮ Deriving state transition table
 - ▮ Determining next state and output functions
 - ▮ Implementing combinational logic

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 1

Mealy vs. Moore Machines


- Moore: outputs depend on current state only
- Mealy: outputs depend on current state and inputs
- Ant brain is a Moore Machine
 - ▮ Output does not react immediately to input change
- We could have specified a Mealy FSM
 - ▮ Outputs have immediate reaction to inputs
 - ▮ As inputs change, so does next state, doesn't commit until clocking event



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 2

Specifying Outputs for a Moore Machine


- Output is only function of state
 - ▮ Specify in state bubble in state diagram
 - ▮ Example: sequence detector for 01 or 10



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 3

Specifying Outputs for a Mealy Machine


- Output is function of state and inputs
 - ▮ Specify output on transition arc between states
 - ▮ Example: sequence detector for 01 or 10



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 4

Comparison of Mealy and Moore Machines


- Mealy Machines tend to have less states
 - ▮ Different outputs on arcs (n^2) rather than states (n)
- Moore Machines are safer to use
 - ▮ Outputs change at clock edge (always one cycle later)
 - ▮ In Mealy machines, input change can cause output change as soon as logic is done - a big problem when two machines are interconnected - asynchronous feedback
- Mealy Machines react faster to inputs
 - ▮ React in same cycle - don't need to wait for clock
 - ▮ In Moore machines, more logic may be necessary to decode state into outputs - more gate delays after



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 5

Mealy and Moore Examples


- Recognize $A, B = 0, 1$
 - ▮ Mealy or Moore?



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 6

Mealy and Moore Examples (cont'd)


- Recognize A,B = 1,0 then 0,1
- Mealy or Moore?



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 7

Registered Mealy Machine (Really Moore)

- Synchronous (or registered) Mealy Machine
 - Registered state AND outputs
 - Avoids 'glitchy' outputs
 - Easy to implement in PLDs
- Moore Machine with no output decoding
 - Outputs computed on transition to next state rather than after entering
 - View outputs as expanded state vector




CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 8

Verilog FSM - Reduce 1s Example

- Change the first 1 to 0 in each string of 1's
- Example Moore machine implementation

```
// State assignment
parameter zero = 0, one1 = 1, twos1 = 2;
module reduce (out, clk, reset, in);
    output out;
    input clk, reset, in;
    reg out;
    reg [1:0] state; // state register
    reg [1:0] next_state;
```



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 9

Moore Verilog FSM (cont'd)


```
always @(in or state)
case (state)
zero: begin // last input was a zero
    out = 0;
    if (in) next_state = one1;
    else next_state = zero;
end
one1: begin // we've seen one 1
    out = 0;
    if (in) next_state = twos1;
    else next_state = zero;
end
twos1: begin // we've seen at least 2 ones
    out = 1;
    if (in) next_state = twos1;
    else next_state = zero;
end
default: begin // in case we reach a bad state
    out = 0;
    next_state = zero;
endcase
```

include all signals that are input to state and output equations

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 10

Moore Verilog FSM (cont'd)

```
// implement the state register
always @(posedge clk)
if (reset) state <= zero;
else state <= next_state;
endmodule
```




CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 11

Mealy Verilog FSM for Reduce-1s Example

```
module reduce (clk, reset, in, out);
    input clk, reset, in; output out;
    reg out; reg state; // state register
    reg next_state;
    parameter zero = 0, one = 1;
```

```
always @(in or state)
case (state)
zero: begin // last input was a zero
    if (in) next_state = one;
    else next_state = zero;
    out = 0;
end
one: // we've seen one 1
if (in) begin
    next_state = one;
    out = 1;
end else begin
    next_state = zero;
    out = 0;
end
endcase
always @(posedge clk)
if (reset) state <= zero;
else state <= next_state;
endmodule
```



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 12

Synchronous Mealy Verilog FSM for Reduce-1s Example


```

module reduce (clk, reset, in, out);
input clk, reset, in; output out;
reg out; reg state; // state register
reg next_state; reg next_out;
parameter zero = 0, one = 1;

always @(in or state)
case (state)
zero: begin // last input was a zero
if (in) next_state = one;
else next_state = zero;
next_out = 0;
end
one: // we've seen one 1
if (in) begin
next_state = one;
next_out = 1;
end else begin
next_state = zero;
next_out = 0;
end
endcase

always @(posedge clk)
if (reset) begin
state <= zero; out <= 0;
end
else begin
state <= next_state; out <= next_out;
end
end
endmodule


```



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 13

Example: Vending Machine

- Release item after 15 cents are deposited
- Single coin slot for dimes, nickels
- No change



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 14

Example: Vending Machine (cont'd)

Suitable Abstract Representation

Tabulate typical input sequences:


- 3 nickels
- nickel, dime
- dime, nickel
- two dimes

Draw state diagram:

- Inputs: N, D, reset
- Output: open chute

Assumptions:


- Assume N and D asserted for one cycle
- Each state has a self loop for N = D = 0 (no coin)



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 15

Example: Vending Machine (cont'd)

Minimize number of states - reuse states whenever possible



present state	inputs		next state		output	
	D	N			open	
0¢	0	0	0¢	0	0	0
	0	1	5¢	0	0	0
	1	0	10¢	0	0	0
5¢	0	0	5¢	0	0	0
	0	1	10¢	0	0	0
	1	0	15¢	0	0	0
10¢	0	0	10¢	0	0	0
	0	1	15¢	0	0	0
	1	0	15¢	0	0	0
15¢	1	1	15¢	1	1	1
	-	-	-	-	-	-

symbolic state table

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 16

Example: Vending Machine (cont'd)


Uniquely Encode States

present state		inputs		next state		output	
Q1	Q0	D	N	D1	D0	open	
0	0	0	0	0	0	0	0
0	1	0	1	0	1	0	0
1	0	1	0	1	0	0	0
1	1	1	1	-	-	-	-
0	1	0	0	0	1	0	0
		0	1	1	0	0	0
		1	0	1	1	0	0
1	0	0	1	1	1	0	0
		1	0	1	1	0	0
1	1	1	1	-	-	-	-

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 17

Example: Vending Machine (cont'd)

Mapping to Logic



$$D1 = Q1 + D + Q0 N$$

$$D0 = Q0' N + Q0 N' + Q1 N + Q1 D$$

$$OPEN = Q1 Q0$$

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 18

Example: Vending Machine (cont'd)

One-hot Encoding

present state	inputs	next state	output
Q3 Q2 Q1 Q0	D N	D3 D2 D1 D0	open
0 0 0 1	0 0	0 0 0 1	0
	0 1	0 0 1 0	0
	1 0	0 1 0 0	0
	1 1	- - - -	-
0 0 1 0	0 0	0 0 1 0	0
	0 1	0 1 0 0	0
	1 0	1 0 0 0	0
	1 1	- - - -	-
0 1 0 0	0 0	0 1 0 0	0
	0 1	1 0 0 0	0
	1 0	1 0 0 0	0
	1 1	- - - -	-
1 0 0 0	- -	1 0 0 0	1

$$D0 = Q0 D' N'$$

$$D1 = Q0 N + Q1 D' N'$$

$$D2 = Q0 D + Q1 N + Q2 D' N'$$

$$D3 = Q1 D + Q2 D + Q2 N + Q3$$


$$OPEN = Q3$$

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 19

Equivalent Mealy and Moore State Diagrams


Moore machine

outputs associated with state



Mealy machine

outputs associated with transitions




CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 20

Moore Verilog FSM for Vending Machine

```

module vending (open, clk, Reset, N, D);
input CLK, Reset, N, D; output open;
reg open; reg state; // state register
reg next_state;
parameter zero = 0, five = 1, ten = 2, fifteen = 3;
always @(N or D or state)
case (state)
zero: begin
if (D) next_state = five;
else if (N) next_state = ten;
else next_state = zero;
open = 0;
end
fifteen: begin
if (!Reset) next_state = fifteen;
else next_state = zero;
open = 1;
end
endcase
always @(posedge clk)
if (Reset || !(N && !D)) state <= zero;
else state <= next_state;
endmodule
    
```




CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 21

Mealy Verilog FSM for Vending Machine

```

module vending (open, clk, Reset, N, D);
input CLK, Reset, N, D; output open;
reg open; reg state; // state register
reg next_state; reg next_open;
parameter zero = 0, five = 1, ten = 2, fifteen = 3;
always @(N or D or state)
case (state)
zero: begin
if (D) begin
next_state = ten; next_open = 0;
end
else if (N) begin
next_state = five; next_open = 0;
end
else begin
next_state = zero; next_open = 0;
end
end
endcase
always @(posedge clk)
if (Reset || !(N && !D)) begin state <= zero; open <= 0;
else begin state <= next_state; open <= next_open; end
endmodule
    
```



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 22


Example: Traffic Light Controller

- A busy highway is intersected by a little used farmroad
- Detectors C sense the presence of cars waiting on the farmroad
 - with no car on farmroad, light remain green in highway direction
 - if vehicle on farmroad, highway lights go from Green to Yellow to Red, allowing the farmroad lights to become green
 - these stay green only as long as a farmroad car is detected but never longer than a set interval
 - when these are met, farm lights transition from Green to Yellow to Red, allowing highway to return to green
 - even if farmroad vehicles are waiting, highway gets at least a set interval as green
- Assume you have an interval timer that generates:
 - a short time pulse (TS) and
 - a long time pulse (TL),
 - in response to a set (ST) signal.
 - TS is to be used for timing yellow lights and TL for green lights

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 23

Example: Traffic Light Controller (cont')

Highway/farm road intersection



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 24

Example: Traffic Light Controller (cont')

■ Tabulation of Inputs and Outputs

inputs	description	outputs	description
reset	place FSM in initial state	HG, HY, HR	assert green/yellow/red highway lights
C	detect vehicle on the farm road	FG, FY, FR	assert green/yellow/red highway lights
TS	short time interval expired	ST	start timing a short or long interval
TL	long time interval expired		


■ Tabulation of unique states - some light configurations imply others

state	description
S0	highway green (farm road red)
S1	highway yellow (farm road red)
S2	farm road green (highway red)
S3	farm road yellow (highway red)

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 25

Example: Traffic Light Controller (cont')

■ State Diagram



S0: HG
S1: HY
S2: FG
S3: FY

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 26

Example: Traffic Light Controller (cont')

■ Generate state table with symbolic states

■ Consider state assignments

output encoding - similar problem to state assignment
(Green = 00, Yellow = 01, Red = 10)


Inputs			Present State		Next State		Outputs		
C	TL	TS					ST	H	F
0	-	-	HG	HG	HG	HG	0	Green	Red
-	0	-	HG	HG	HG	HG	0	Green	Red
1	1	-	HG	HY	HY	HY	1	Green	Red
-	-	0	HY	HY	HY	HY	0	Yellow	Red
-	-	1	HY	FG	FG	FG	1	Yellow	Red
1	0	-	FG	FG	FG	FG	0	Red	Green
0	-	-	FG	FG	FG	FG	1	Red	Green
-	1	-	FG	FY	FY	FY	1	Red	Green
-	-	0	FY	FY	FY	FY	0	Red	Yellow
-	-	1	FY	HG	HG	HG	1	Red	Yellow

SA1: HG = 00 HY = 01 FG = 11 FY = 10
SA2: HG = 00 HY = 10 FG = 01 FY = 11
SA3: HG = 0001 HY = 0010 FG = 0100 FY = 1000 (one-hot)

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 27

Traffic Light Controller Verilog

```
module traffic (ST, Clk, Reset, C, TL, TS);
    input Clk, Reset, C, TL, TS; output ST;
    reg ST; reg state;
    reg next_state; reg next_ST;
    parameter S0 = 0, S1 = 1, S2 = 2, S3 = 3;
    always @(C or TL or TS or state)
    case (state)
    S0: if (!(TL && C)) begin
        next_state = S0; next_ST = 0;
    else if (TL || C) begin
        next_state = S1; next_ST = 1;
    end
    S1: if (TS) begin
        next_state = S0; next_ST = 0;
    else if (TL) begin
        next_state = S2; next_ST = 1;
    end
    S2: if (TS) begin
        next_state = S0; next_ST = 0;
    else if (TL) begin
        next_state = S3; next_ST = 1;
    end
    S3: if (TS) begin
        next_state = S0; next_ST = 0;
    else if (TL) begin
        next_state = S2; next_ST = 1;
    end
    endcase
```



```
always @(posedge Clk)
    if (Reset) begin state <= S0; ST <= 0; end
    else begin state <= next_state; ST <= next_ST; end
endmodule
```

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 28

Logic for Different State Assignments

■ SA1

$$NS1 = C \cdot TL' \cdot PS1' \cdot PS0 + TS \cdot PS1' \cdot PS0 + TS \cdot PS1 \cdot PS0' + C' \cdot PS1 \cdot PS0 + TL \cdot PS1 \cdot PS0$$

$$NS0 = C \cdot TL \cdot PS1' \cdot PS0' + C \cdot TL' \cdot PS1 \cdot PS0 + PS1' \cdot PS0$$

$$ST = C \cdot TL \cdot PS1' \cdot PS0' + TS \cdot PS1' \cdot PS0 + TS \cdot PS1 \cdot PS0' + C' \cdot PS1 \cdot PS0 + TL \cdot PS1 \cdot PS0$$

$$HI = PS1 \quad H0 = PS1' \cdot PS0$$

$$FI = PS1' \quad F0 = PS1 \cdot PS0'$$

■ SA2

$$NS1 = C \cdot TL \cdot PS1' + TS' \cdot PS1 + C' \cdot PS1' \cdot PS0$$

$$NS0 = TS \cdot PS1 \cdot PS0' + PS1' \cdot PS0 + TS' \cdot PS1 \cdot PS0$$

$$ST = C \cdot TL \cdot PS1' + C' \cdot PS1' \cdot PS0 + TS \cdot PS1$$

$$HI = PS0 \quad H0 = PS1 \cdot PS0'$$

$$FI = PS0' \quad F0 = PS1 \cdot PS0$$

■ SA3

$$NS3 = C' \cdot PS2 + TL \cdot PS2 + TS' \cdot PS3 \quad NS2 = TS \cdot PS1 + C \cdot TL' \cdot PS2$$

$$NS1 = C \cdot TL \cdot PS0 + TS' \cdot PS1 \quad NS0 = C' \cdot PS0 + TL' \cdot PS0 + TS \cdot PS3$$

$$ST = C \cdot TL \cdot PS0 + TS \cdot PS1 + C' \cdot PS2 + TL \cdot PS2 + TS \cdot PS3$$


$$HI = PS3 + PS2 \quad H0 = PS1$$

$$FI = PS1 + PS0 \quad F0 = PS3$$

CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 29

Vending Machine Example Revisted (PLD mapping)


D0 = reset'(Q0'N + Q0N' + Q1N + Q1D)
D1 = reset'(Q1 + D + Q0N)
OPEN = Q1Q0



CS 150 - Spring 2004 - Lec #8: Seq Logic Implementation - 30

Vending Machine (cont'd)


- $OPEN = Q1Q0$ creates a combinational delay after $Q1$ and $Q0$ change
- This can be corrected by retiming, i.e., move flip-flops and logic through each other to improve delay
- $OPEN = \text{reset}'(Q1 + D + Q0N)(Q0'N + Q0N' + Q1N + Q1D)$
 $= \text{reset}'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)$
- Implementation now looks like a synchronous Mealy machine
 - Common for programmable devices to have FF at end of logic



CS 150 - Spring 2004 - Lec #9: Seq Logic Implementation - 31

Vending Machine (Retimed PLD Mapping)

$$OPEN = \text{reset}'(Q1Q0N' + Q1N + Q1D + Q0'ND + Q0N'D)$$



CS 150 - Spring 2004 - Lec #9: Seq Logic Implementation - 32

Sequential Logic Implementation Summary

- Models for representing sequential circuits
 - Abstraction of sequential elements
 - Finite state machines and their state diagrams
 - Inputs/outputs
 - Mealy, Moore, and synchronous Mealy machines
- Finite state machine design procedure
 - Deriving state diagram
 - Deriving state transition table
 - Determining next state and output functions
 - Implementing combinational logic

CS 150 - Spring 2004 - Lec #9: Seq Logic Implementation - 33