


Combinational logic

- Logic functions, truth tables, and switches
 - NOT, AND, OR, NAND, NOR, XOR, ...
 - Minimal set
- Axioms and theorems of Boolean algebra
 - Proofs by re-writing
 - Proofs by perfect induction
- Gate logic
 - Networks of Boolean functions
 - Time behavior
- Canonical forms
 - Two-level
 - Incompletely specified functions

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 1

Possible logic functions of two variables

- 16 possible functions of 2 input variables:
 - 2^{2^2} functions of n inputs



CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 2

Cost of different logic functions

- Some are easier, others harder, to implement
 - Each has a cost associated with the number of switches needed
 - 0 (F0) and 1 (F15): require 0 switches, directly connect output to low/high
 - X (F3) and Y (F5): require 0 switches, output is one of inputs
 - X' (F12) and Y' (F10): require 2 switches for "inverter" or NOT-gate
 - X nor Y (F4) and X nand Y (F14): require 4 switches
 - X or Y (F7) and X and Y (F1): require 6 switches
 - X = Y (F9) and X \oplus Y (F6): require 16 switches
- Because NOT, NOR, and NAND are the cheapest they are the functions we implement the most in practice

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 3

Minimal set of functions

- Implement any logic functions from NOT, NOR, and NAND?
 - For example, implementing $X \text{ and } Y$ is the same as implementing $\text{not}(X \text{ nand } Y)$
 - Do it with only NOR or only NAND
 - NOT is just a NAND or a NOR with both inputs tied together
- | X | Y | X nor Y | X | Y | X nand Y |
|---|---|---------|---|---|----------|
| 0 | 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 0 | 1 | 1 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 | 0 |
- and NAND and NOR are "duals", i.e., easy to implement one using the other
- $$X \text{ nand } Y = \text{not}(\text{not } X \text{ nor } \text{not } Y)$$
- $$X \text{ nor } Y = \text{not}(\text{not } X \text{ nand } \text{not } Y)$$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 4

An algebraic structure

- An algebraic structure consists of
 - a set of elements B
 - binary operations $\{ +, \cdot \}$
 - and a unary operation $\{ ' \}$
 - such that the following axioms hold:
1. set B contains at least two elements, a, b, such that $a \neq b$
 2. closure: $a + b$ is in B $a \cdot b$ is in B
 3. commutativity: $a + b = b + a$ $a \cdot b = b \cdot a$
 4. associativity: $a + (b + c) = (a + b) + c$ $a \cdot (b \cdot c) = (a \cdot b) \cdot c$
 5. identity: $a + 0 = a$ $a \cdot 1 = a$
 6. distributivity: $a + (b \cdot c) = (a + b) \cdot (a + c)$ $a \cdot (b + c) = (a \cdot b) + (a \cdot c)$
 7. complementarity: $a + a' = 1$ $a \cdot a' = 0$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 5

Boolean algebra

- Boolean algebra
 - $B = \{0, 1\}$
 - + is logical OR, \cdot is logical AND
 - ' is logical NOT
- All algebraic axioms hold

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 6

Logic functions and Boolean algebra

- Any logic function that can be expressed as a truth table can be written as an expression in Boolean algebra using the operators: \neg , $+$, and \cdot .

X	Y	X · Y	X	Y	X' · Y'
0	0	0	0	0	1
0	1	0	0	1	1
1	0	0	1	0	0
1	1	1	1	1	0

X	Y	X'	Y'	X · Y	X' · Y'	(X · Y) + (X' · Y')
0	0	1	1	0	1	1
0	1	1	0	0	0	0
1	0	0	1	0	0	0
1	1	0	0	1	0	1

$$(X \cdot Y) + (X' \cdot Y') \quad \square \quad X = Y$$

Boolean expression that is true when the variables X and Y have the same value and false, otherwise

X, Y are Boolean algebra variables

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 7

Axioms and theorems of Boolean algebra

- Identity**
 - $X + 0 = X$
 - $X \cdot 1 = X$
- Null**
 - $X + 1 = 1$
 - $X \cdot 0 = 0$
- Idempotency:**
 - $X + X = X$
 - $X \cdot X = X$
- Involution:**
 - $(X')' = X$
- Complementarity:**
 - $X + X' = 1$
 - $X \cdot X' = 0$
- Commutativity:**
 - $X + Y = Y + X$
 - $X \cdot Y = Y \cdot X$
- Associativity:**
 - $(X + Y) + Z = X + (Y + Z)$
 - $(X \cdot Y) \cdot Z = X \cdot (Y \cdot Z)$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 8

Axioms and theorems of Boolean algebra (cont'd)

- Distributivity:**
 - $X \cdot (Y + Z) = (X \cdot Y) + (X \cdot Z)$
 - $X + (Y \cdot Z) = (X + Y) \cdot (X + Z)$
- Uniting:**
 - $X \cdot Y + X \cdot Y' = X$
 - $(X + Y) \cdot (X + Y') = X$
- Absorption:**
 - $X + X \cdot Y = X$
 - $X \cdot (X + Y) = X$
 - $(X + Y') \cdot Y = X \cdot Y$
 - $(X \cdot Y') + Y = X + Y$
- Factoring:**
 - $(X + Y) \cdot (X' + Z) = X \cdot Z + X' \cdot Y$
 - $X \cdot Y + X' \cdot Z = (X + Z) \cdot (X' + Y)$
- Consensus:**
 - $(X \cdot Y) + (Y \cdot Z) + (X' \cdot Z) = (X + Y) \cdot (Y + Z) \cdot (X' + Z) = X \cdot Y + X' \cdot Z$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 9

Axioms and theorems of Boolean algebra (cont')

- de Morgan's:**
 - $(X + Y + \dots)' = X' \cdot Y' \cdot \dots$
 - $(X \cdot Y \cdot \dots)' = X' + Y' + \dots$
- generalized de Morgan's:**
 - $f'(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) = f(X_1', X_2', \dots, X_n', 1, 0, \cdot, +)$
- establishes relationship between \cdot and $+$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 10

Axioms and theorems of Boolean algebra (cont')

- Duality**
 - Dual of a Boolean expression is derived by replacing \cdot by $+$, $+$ by \cdot , 0 by 1, and 1 by 0, and leaving variables unchanged
 - Any theorem that can be proven is thus also proven for its dual!
 - Meta-theorem (a theorem about theorems)
- duality:**
 - $X + Y + \dots \Leftrightarrow X \cdot Y \cdot \dots$
- generalized duality:**
 - $f(X_1, X_2, \dots, X_n, 0, 1, +, \cdot) \Leftrightarrow f(X_1, X_2, \dots, X_n, 1, 0, \cdot, +)$
- Different than deMorgan's Law**
 - this is a statement about theorems
 - this is not a way to manipulate (re-write) expressions

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 11

Proving theorems (rewriting)

- Using the axioms of Boolean algebra:**
 - e.g., prove the theorem:

	$X \cdot Y + X \cdot Y'$	$= X$
distributivity (8)	$X \cdot Y + X \cdot Y'$	$= X \cdot (Y + Y')$
complementarity (5)	$X \cdot (Y + Y')$	$= X \cdot (1)$
identity (ID)	$X \cdot (1)$	$= X \checkmark$
 - e.g., prove the theorem:

	$X + X \cdot Y$	$= X$
identity (ID)	$X + X \cdot Y$	$= X \cdot (1 + Y)$
distributivity (8)	$X \cdot (1 + Y)$	$= X \cdot (1)$
identity (2)	$X \cdot (1 + Y)$	$= X \cdot (1)$
identity (ID)	$X \cdot (1)$	$= X \checkmark$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 12

Proving theorems (perfect induction)

Using perfect induction (complete truth table):

! e.g., de Morgan's:

$(X + Y)' = X' \cdot Y'$
NOR is equivalent to AND with inputs complemented

X	Y	X'	Y'	(X+Y)'	X' · Y'
0	0	1	1	1	1
0	1	1	0	0	0
1	0	0	1	0	0
1	1	0	0	0	0

$(X \cdot Y)' = X' + Y'$
NAND is equivalent to OR with inputs complemented

X	Y	X'	Y'	(X·Y)'	X' + Y'
0	0	1	1	1	1
0	1	1	0	1	1
1	0	0	1	1	1
1	1	0	0	0	0

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 13

A simple example

1-bit binary adder

! inputs: A, B, Carry-in
! outputs: Sum, Carry-out



A	B	Cin	S	Cout
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

$$S = A' B' Cin + A' B Cin' + A B' Cin' + A B Cin$$

$$Cout = A' B Cin + A B' Cin + A B Cin' + A B Cin$$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 14

Apply the theorems to simplify expressions

The theorems of Boolean algebra can simplify Boolean expressions

! e.g., full adder's carry-out function (same rules apply to any function)

$$Cout = A' B Cin + A B' Cin + A B Cin' + A B Cin$$

$$= A' B Cin + A B' Cin + A B Cin' + A B Cin$$

$$= A' B Cin + A B Cin + A B' Cin + A B Cin' + A B Cin$$

$$= (A' + A) B Cin + A B' Cin + A B Cin' + A B Cin$$

$$= (1) B Cin + A B' Cin + A B Cin' + A B Cin$$

$$= B Cin + A B' Cin + A B Cin' + A B Cin$$

$$= B Cin + A B' Cin + A B Cin + A B Cin' + A B Cin$$

$$= B Cin + A (B' + B) Cin + A B Cin' + A B Cin$$

$$= B Cin + A (1) Cin + A B Cin' + A B Cin$$

$$= B Cin + A Cin + A B (Cin' + Cin)$$

$$= B Cin + A Cin + A B (1)$$

$$= B Cin + A Cin + A B$$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 15

From Boolean expressions to logic gates

NOT $X' \quad \bar{X} \quad \sim X$



X	Y
0	1
1	0

AND $X \cdot Y \quad XY \quad X \wedge Y$



X	Y	Z
0	0	0
0	1	0
1	0	0
1	1	1

OR $X + Y \quad X \vee Y$



X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	1

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 16

From Boolean expressions to logic gates (cont'd)

NAND $X \cdot Y$

X	Y	Z
0	0	1
0	1	1
1	0	1
1	1	0

NOR $X + Y$

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	0

XOR $X \oplus Y$

X	Y	Z
0	0	0
0	1	1
1	0	1
1	1	0

$X_{xor} Y = X Y' + X' Y$
X or Y but not both
("inequality", "difference")

XNOR $X = Y$

X	Y	Z
0	0	1
0	1	0
1	0	0
1	1	1


$X_{xnor} Y = X Y + X' Y'$
X and Y are the same
("equality", "coincidence")

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 17

From Boolean expressions to logic gates (cont'd)

More than one way to map expressions to gates

! e.g., $Z = A' \cdot B' \cdot (C + D) = (A' \cdot B' \cdot \frac{T2}{T1})$




CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 18

Waveform view of logic functions

Just a sideways truth table


- but note how edges don't line up exactly
- it takes time for a gate to switch its output!



CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 19

Choosing different realizations of a function

A	B	C	Z
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	1
1	1	1	0



CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 20

Which realization is best?

Reduce number of inputs

- literal: input variable (complemented or not)
 - can approximate cost of logic gate as 2 transistors per literal
 - why not count inverters?
- Fewer literals means less transistors
 - smaller circuits
- Fewer inputs implies faster gates
 - gates are smaller and thus also faster
- Fan-ins (# of gate inputs) are limited in some technologies

Reduce number of gates

- Fewer gates (and the packages they come in) means smaller circuits
 - directly influences manufacturing costs

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 21

Which is the best realization? (cont'd)

Reduce number of levels of gates

- Fewer level of gates implies reduced signal propagation delays
- Minimum delay configuration typically requires more gates
 - wider, less deep circuits

How do we explore tradeoffs between increased circuit delay and size?

- Automated tools to generate different solutions
- Logic minimization: reduce number of gates and complexity
- Logic optimization: reduction while trading off against delay


CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 22

Are all realizations equivalent?

Under the same inputs, the alternative implementations have almost the same waveform behavior

- delays are different
- glitches (hazards) may arise
- variations due to differences in number of gate levels and structure

Three implementations are functionally equivalent



CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 23

Implementing Boolean functions

Technology independent

- Canonical forms
- Two-level forms
- Multi-level forms

Technology choices

- Packages of a few gates
- Regular logic
- Two-level programmable logic
- Multi-level programmable logic

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 24

Canonical forms

- Truth table is the unique signature of a Boolean function
- Many alternative gate realizations may have the same truth table
- Canonical forms
 - ▮ Standard forms for a Boolean expression
 - ▮ Provides a unique algebraic signature

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 25

Sum-of-products canonical forms

- Also known as disjunctive normal form
- Also known as minterm expansion

A	B	C	F	F'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

$F = 001 \quad 011 \quad 101 \quad 110 \quad 111$
 $F = A'B'C + A'BC + AB'C + ABC' + ABC$
 $F' = A'B'C' + A'BC' + AB'C'$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 26

Sum-of-products canonical form (cont'd)

- Product term (or minterm)
 - ▮ ANDed product of literals - input combination for which output is true
 - ▮ Each variable appears exactly once, in true or inverted form (but not both)

A	B	C	minterms
0	0	0	A'B'C' m0
0	0	1	A'B'C m1
0	1	0	A'BC' m2
0	1	1	A'BC m3
1	0	0	AB'C' m4
1	0	1	AB'C m5
1	1	0	ABC' m6
1	1	1	ABC m7

F in canonical form:
 $F(A, B, C) = \Sigma m(1, 3, 5, 6, 7)$
 $= m1 + m3 + m5 + m6 + m7$
 $= A'B'C + A'BC + AB'C + ABC' + ABC$

canonical form = minimal form
 $F(A, B, C) = A'B'C + A'BC + AB'C + ABC + ABC'$
 $= (A'B' + A'B + AB' + AB)C + ABC'$
 $= ((A' + A)(B' + B))C + ABC'$
 $= C + ABC'$
 $= ABC' + C$
 $= AB + C$

short-hand notation for minterms of 3 variables

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 27

Product-of-sums canonical form

- Also known as conjunctive normal form
- Also known as maxterm expansion

A	B	C	F	F'
0	0	0	0	1
0	0	1	1	0
0	1	0	0	1
0	1	1	1	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	0

$F = 000 \quad 010 \quad 100$
 $F = (A+B+C)(A+B'+C)(A'+B+C)$
 $F' = (A+B+C')(A+B'+C')(A'+B+C')$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 28

Product-of-sums canonical form (cont'd)

- Sum term (or maxterm)
 - ▮ ORed sum of literals - input combination for which output is false
 - ▮ each variable appears exactly once, in true or inverted form (but not both)

A	B	C	maxterms
0	0	0	A+B+C M0
0	0	1	A+B+C' M1
0	1	0	A+B'+C M2
0	1	1	A+B'+C' M3
1	0	0	A'+B+C M4
1	0	1	A'+B+C' M5
1	1	0	A'+B'+C M6
1	1	1	A'+B'+C' M7

F in canonical form:
 $F(A, B, C) = \Pi M(0, 2, 4)$
 $= M0 \cdot M2 \cdot M4$
 $= (A+B+C)(A+B'+C)(A'+B+C)$

canonical form = minimal form
 $F(A, B, C) = (A+B+C)(A+B'+C)(A'+B+C)$
 $= (A+B+C)(A+B'+C)$
 $= (A+B+C)(A'+B+C)$
 $= (A+C)(B+C)$

short-hand notation for maxterms of 3 variables


CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 29

S-o-P, P-o-S, and de Morgan's theorem

- Sum-of-products
 - ▮ $F' = A'B'C' + A'BC' + AB'C'$
- Apply de Morgan's
 - ▮ $(F')' = (A'B'C' + A'BC' + AB'C')$
 - ▮ $F = (A+B+C)(A+B'+C)(A'+B+C)$
- Product-of-sums
 - ▮ $F' = (A+B+C')(A+B'+C')(A'+B+C')$
- Apply de Morgan's
 - ▮ $(F')' = ((A+B+C')(A+B'+C')(A'+B+C'))'$
 - ▮ $F = A'B'C + A'BC + AB'C + ABC$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 30

Four alternative two-level implementations of $F = AB + C$




CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 31

Waveforms for the four alternatives

Waveforms are essentially identical

- Except for timing hazards (glitches)
- Delays almost identical (modeled as a delay per level, not type of gate or number of inputs to gate)



CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 32

Mapping between canonical forms

Minterm to maxterm conversion

- Use maxterms whose indices do not appear in minterm expansion
- e.g., $F(A, B, C) = \sum m(1, 3, 5, 6, 7) = \prod M(0, 2, 4)$

Maxterm to minterm conversion

- Use minterms whose indices do not appear in maxterm expansion
- e.g., $F(A, B, C) = \prod M(0, 2, 4) = \sum m(1, 3, 5, 6, 7)$

Minterm expansion of F to minterm expansion of F'

- Use minterms whose indices do not appear
- e.g., $F(A, B, C) = \sum m(1, 3, 5, 6, 7)$ $F'(A, B, C) = \sum m(0, 2, 4)$

Maxterm expansion of F to maxterm expansion of F'

- Use maxterms whose indices do not appear
- e.g., $F(A, B, C) = \prod M(0, 2, 4)$ $F'(A, B, C) = \prod M(1, 3, 5, 6, 7)$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 33

Incompletely specified functions

Example: binary coded decimal increment by 1

- BCD digits encode decimal digits 0 - 9 in bit patterns 0000 - 1001

A	B	C	D	W	X	Y	Z
0	0	0	0	0	0	0	1
0	0	0	1	0	0	1	0
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	1
0	1	0	1	0	1	1	0
0	1	1	0	0	1	1	1
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	1
1	0	0	1	0	0	0	0
1	0	1	0	X	X	X	X
1	0	1	1	X	X	X	X
1	1	0	0	X	X	X	X
1	1	0	1	X	X	X	X
1	1	1	0	X	X	X	X
1	1	1	1	X	X	X	X

Annotations:
 - off-set of W: (0,0,0,1), (0,0,1,0), (0,0,1,1)
 - on-set of W: (0,1,0,0), (0,1,0,1), (0,1,1,0), (0,1,1,1)
 - don't care (DC) set of W: (1,0,0,0), (1,0,0,1), (1,0,1,0), (1,0,1,1), (1,1,0,0), (1,1,0,1), (1,1,1,0), (1,1,1,1)
 - these inputs patterns should never be encountered in practice - "don't care" about associated output values, can be exploited in minimization

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 34

Notation for incompletely specified functions

Don't cares and canonical forms

- So far, only represented on-set
- Also represent don't-care-set
- Need two of the three sets (on-set, off-set, dc-set)

Canonical representations of the BCD increment by 1 function:

- $Z = m_0 + m_2 + m_4 + m_6 + m_8 + d_{10} + d_{11} + d_{12} + d_{13} + d_{14} + d_{15}$
- $Z = \sum [m(0, 2, 4, 6, 8) + d(10, 11, 12, 13, 14, 15)]$
- $Z = M_1 \cdot M_3 \cdot M_5 \cdot M_7 \cdot M_9 \cdot D_{10} \cdot D_{11} \cdot D_{12} \cdot D_{13} \cdot D_{14} \cdot D_{15}$
- $Z = \prod [M(1, 3, 5, 7, 9) \cdot D(10, 11, 12, 13, 14, 15)]$

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 35

Simplification of two-level combinational logic

Finding a minimal sum of products or product of sums realization

- Exploit don't care information in the process

Algebraic simplification

- Not an algorithmic/systematic procedure
- How do you know when the minimum realization has been found?

Computer-aided design tools

- Precise solutions require very long computation times, especially for functions with many inputs (> 10)
- Heuristic methods employed - "educated guesses" to reduce amount of computation and yield good if not best solutions

Hand methods still relevant

- To understand automatic tools and their strengths and weaknesses
- Ability to check results (on small examples)

CS 150 - Spring 2004 - Lec #2: Transistor & Gate Logic - 36

Combinational logic summary

- **Logic functions, truth tables, and switches**

- NOT, AND, OR, NAND, NOR, XOR, ..., minimal set

- **Axioms and theorems of Boolean algebra**

- Proofs by re-writing and perfect induction

- **Gate logic**

- Networks of Boolean functions and their time behavior

- **Canonical forms**

- Two-level and incompletely specified functions

- **Later**

- Two-level simplification using K-maps
- Automation of simplification
- Multi-level logic
- Design case studies
- Time behavior