


EECS150 - Digital Design
Lecture 28 – More Flip-flops

May 1, 2003
John Wawrzynek


Cross-coupled NOR gates




remember,

	NOR
00	1
01	0
10	0
11	0

- If both $R=0$ & $S=0$, then cross-coupled NORs equivalent to a stable latch:




- If either R or S becomes $=1$ then state may change:



- What happens if R or S or both become $= 1$?

Asynchronous State Transition Diagram




SR Latch:

SR	Q
00	hold
01	0
10	1
11	indeterminate

- S is “set” input
- R is “reset” input

$QQ' = 00$ is often called a “forbidden state”

Nand-gate based SR latch




(a) Logic diagram

(b) Function table

Fig. 5-4 SR Latch with NAND Gates

- Same behavior as cross-coupled NORs with inverted inputs.

Level-sensitive SR Latch



(a) Logic diagram


C	S	R	Next state of Q
0	X	X	No change
1	0	0	No change
1	0	1	$Q = 0$; Reset state
1	1	0	$Q = 1$; set state
1	1	1	Indeterminate

(b) Function table

Fig. 5-5 SR Latch with Control Input

- The input “C” works as an “enable” signal, latch only changes output when C is high.
- usually connected to **clock**.
- Generally, it is not a good idea to use a **clock** as a logic signal (into gates etc.). This is a special case.

D-latch




(a) Logic diagram

C	D	Next state of Q
0	X	No change
1	0	$Q = 0$; Reset state
1	1	$Q = 1$; Set state

(b) Function table

Fig. 5-6 D Latch

Compare to transistor version:



Flip-flops




Fig. 5-9 Master-Slave D Flip-Flop





Fig. 5-10 D -Type Positive-Edge-Triggered Flip-Flop


J-K FF

- Add logic to eliminate “indeterminate” action of RS FF.
- New action is “toggle”
- J = “jam”
- K = “kill”




J	K	Q(t)	Q(t+Δ)	
0	0	0	0	hold
0	0	1	1	
0	1	0	0	reset
0	1	1	0	
1	0	0	1	set
1	0	1	1	
1	1	0	1	toggle
1	1	1	0	

J-K Flip-flop from D-FF



(a) Circuit diagram



(b) Graphic symbol

Fig. 5-12 JK Flip-Flop

Toggle Flip-flop from D-FF




Fig. 5-13 T Flip-Flop

Storage Element Taxonomy


	synchronous		asynchronous
	level-sensitive	edge-triggered	
D-type	★	✓	n.a.
JK-type	n.a.	✓	n.a.
RS-type	✓	✓	★
	“latch”	“flip-flop”	“latch”

★ “natural” form

✓ “possible” form

Design Example with RS FF

- With D-type FF state elements, new state is computed based on inputs & present state bits - reloaded each cycle.
- With RS (or JK) FF state elements, inputs are used to determine conditions under which to set or reset state bits.
- Example: bit-serial addder (LSB first)



Bit-serial adder with RS FF

- RS FF stores the carry:

a	b	c_i	c_{i+1}	s	
0	0	0	0	0	Carry kill a'b'
0	0	1	0	1	
<hr/>					
0	1	0	0	1	
0	1	1	1	0	
1	0	0	0	1	
1	0	1	1	0	
<hr/>					
1	1	0	1	0	Carry generate ab
1	1	1	1	1	

