

<u>EECS150 - Digital Design</u> <u>Lecture 28 – More Flip-flops</u>

> May 1, 2003 John Wawrzynek

### **Cross-coupled NOR gates**



remember,



NOR


0

0


0

00

 If both R=0 & S=0, then cross-couped NORs equivalent to a stable latch:




• If either R or S becomes =1 then state may change:



• What happens if R or S or both become = 1?

Spring 2003


### Asynchronous State Transition Diagram



QQ'=00 is often called a "forbidden state"

EECS150 – Lec28-FFs

#### Nand-gate based SR latch



(a) Logic diagram

(b) Function table

Fig. 5-4 SR Latch with NAND Gates

• Same behavior as cross-coupled NORs with invertered inputs.

#### Level-sensitive SR Latch





Fig. 5-5 SR Latch with Control Input

- The input "C" works as an "enable" signal, latch only changes output when C is high.
- usually connected to **clock**.
- Generally, it is not a good idea to use a **clock** as a logic signal (into gates etc.). This is a special case.

Spring 2003


**D-latch** 



(a) Logic diagram

Fig. 5-6 D Latch

Compare to transistor version:



(b) Function table






Fig. 5-10 *D*-Type Positive-Edge-Triggered Flip-Flop

EECS150 – Lec28-FFs


## <u>J-K FF</u>

- Add logic to eliminate "indeterminate" action of RS FF.
- New action is "toggle"
- J = "jam"
- K = "kill"





#### J-K Flip-flop from D-FF




(a) Circuit diagram

(b) Graphic symbol

Fig. 5-12 JK Flip-Flop

#### **Toggle Flip-flop from D-FF**




(a) From JK flip-flop

(b) From *D* flip-flop

(c) Graphic symbol

Fig. 5-13 T Flip-Flop


#### Storage Element Taxonomy



# ★ "natural" form✓ "possible" form

## Design Example with RS FF

- With D-type FF state elements, new state is computed based on inputs & present state bits reloaded each cycle.
- With RS (or JK) FF state elements, inputs are used to determine conditions under which to set or reset state bits.
- Example: bit-serial adder (LSB first)



#### Bit-serial adder with RS FF

• RS FF stores the carry:

