



Linear Feedback Shift Registers (LFSRs)

- These are n-bit counters exhibiting *pseudo-random* behavior.
- Built from simple shift-registers with a small number of xor gates.
- Used for:
 - random number generation
 - counters
 - error checking and correction
- Advantages:
 - very little hardware
 - high speed operation
- Example 4-bit LFSR:



4-bit LFSR



- Circuit counts through $2^n - 1$ different non-zero bit patterns.
- Leftmost bit decides whether the "10011" xor pattern is used to compute the next value or if the register just shifts left.
- Can build a similar circuit with any number of FFs, may need more xor gates.
- In general, with n flip-flops, $2^n - 1$ different non-zero bit patterns.
- (Intuitively, this is a counter that wraps around many times and in a strange way.)

Applications of LFSRs

- Performance:
 - In general, xors are only ever 2-input and never connect in a series.
 - Therefore the minimum clock period for these circuits is:
 - $T > T_{2\text{-input-xor}} + \text{clock overhead}$
 - Very little latency, and independent of n!
- This can be used as a **fast counter**, if the particular sequence of count values is not important.
 - Example: micro-code micro-pc
- Can be used as a **random number generator**:
 - Sequence is a pseudo-random sequence:
 - numbers appear in a random sequence
 - repeats every $2^n - 1$ patterns
 - Random numbers useful in:
 - computer graphics
 - cryptography
 - automatic testing
- Used for error detection and correction
 - CRC (cyclic redundancy codes)
 - ethernet uses them

Galois Fields - the theory behind LFSRs

- LFSR circuits performs multiplication on a *field*.
- A field is defined as a *set* with the following:
 - two operations defined on it:
 - "addition" and "multiplication"
 - closed under these operations
 - associative and distributive laws hold
 - additive and multiplicative identity elements
 - additive inverse for every element
 - multiplicative inverse for every non-zero element
- Example fields:
 - set of rational numbers
 - set of real numbers
 - set of integers is *not* a field (why?)
- Finite fields are called *Galois fields*.
- Example:
 - Binary numbers 0,1 with XOR as "addition" and AND as "multiplication".
 - Called GF(2).

Galois Fields - The theory behind LFSRs

- Consider *polynomials* whose coefficients come from GF(2).
- Each term of the form x^i is either present or absent.
- Examples: 0 , 1 , x , x^2 , and $x^i + x^j + 1$

$$= 1 \cdot x^i + 1 \cdot x^j + 0 \cdot x^3 + 0 \cdot x^4 + 0 \cdot x^5 + 0 \cdot x^2 + 0 \cdot x^1 + 1 \cdot x^0$$
- With addition and multiplication these form a field:
- "Add": XOR each element individually with no carry:

$$\begin{array}{r} x^i + x^j + + x + 1 \\ + + x^k + + x^2 + x \\ \hline x^i + x^k + x^2 + x + 1 \end{array}$$
- "Multiply": multiplying by x^i is like shifting to the left.

$$\begin{array}{r} x^2 + x + 1 \\ \times + x + 1 \\ \hline x^3 + x^2 + x + 1 \\ + x^2 + x + 1 \\ \hline x^3 + x^2 + x + 1 \end{array}$$

Galois Fields - The theory behind LFSRs

- These polynomials form a *Galois (finite) field* if we take the results of this multiplication modulo a prime polynomial $p(x)$.
 - A prime polynomial is one that cannot be written as the product of two non-trivial polynomials $q(x)r(x)$
 - Perform modulo operation by subtracting a (polynomial) multiple of $p(x)$ from the result. If the multiple is 1, this corresponds to XOR-ing the result with $p(x)$.
- For any degree, there exists at least one prime polynomial.
- With it we can form $GF(2^n)$
- Additionally, ...
 - Every Galois field has a primitive element, α , such that all non-zero elements of the field can be expressed as a power of α . By raising α to powers (modulo $p(x)$), all non-zero field elements can be formed.
 - Certain choices of $p(x)$ make the simple polynomial x the primitive element. These polynomials are called *primitive*, and one exists for every degree.
 - For example, $x^4 + x + 1$ is primitive. So $\alpha = x$ is a primitive element and successive powers of α will generate all non-zero elements of $GF(16)$. *Example on next slide.*

Galois Fields - The theory behind LFSRs

$$\begin{aligned}
 \alpha^0 &= 1 \\
 \alpha^1 &= x \\
 \alpha^2 &= x^2 \\
 \alpha^3 &= x^3 \\
 \alpha^4 &= x^3 + x + 1 \\
 \alpha^5 &= x^2 + x \\
 \alpha^6 &= x^3 + x^2 \\
 \alpha^7 &= x^3 + x^2 + x + 1 \\
 \alpha^8 &= x^2 + x + 1 \\
 \alpha^9 &= x^3 + x \\
 \alpha^{10} &= x^2 + x + 1 \\
 \alpha^{11} &= x^3 + x^2 + x \\
 \alpha^{12} &= x^3 + x^2 + x + 1 \\
 \alpha^{13} &= x^3 + x^2 + 1 \\
 \alpha^{14} &= x^3 + 1 \\
 \alpha^{15} &= 1
 \end{aligned}$$

Note this pattern of coefficients matches the bits from our 4-bit LFSR example.

$$\begin{aligned}
 \alpha^4 &= x^4 \bmod x^4 + x + 1 \\
 &= x^4 \text{ xor } x^4 + x + 1 \\
 &= x + 1
 \end{aligned}$$

In general finding primitive polynomials is difficult. Most people just look them up in a table, such as:

Primitive Polynomials

$x^2 + x + 1$	$x^{12} + x^6 + x^4 + x + 1$	$x^{22} + x + 1$
$x^3 + x + 1$	$x^{13} + x^4 + x^3 + x + 1$	$x^{23} + x^5 + 1$
$x^4 + x + 1$	$x^{14} + x^{10} + x^6 + x + 1$	$x^{24} + x^7 + x^2 + x + 1$
$x^5 + x^2 + 1$	$x^{15} + x + 1$	$x^{25} + x^3 + 1$
$x^6 + x + 1$	$x^{16} + x^{12} + x^3 + x + 1$	$x^{26} + x^6 + x^2 + x + 1$
$x^7 + x^3 + 1$	$x^{17} + x^3 + 1$	$x^{27} + x^5 + x^2 + x + 1$
$x^8 + x^4 + x^3 + x^2 + 1$	$x^{18} + x^7 + 1$	$x^{28} + x^3 + 1$
$x^9 + x^4 + 1$	$x^{19} + x^5 + x^2 + x + 1$	$x^{29} + x + 1$
$x^{10} + x^3 + 1$	$x^{20} + x^3 + 1$	$x^{30} + x^6 + x^4 + x + 1$
$x^{11} + x^2 + 1$	$x^{21} + x^2 + 1$	$x^{31} + x^3 + 1$
		$x^{32} + x^7 + x^6 + x^2 + 1$

Galois Field

Multiplication by $x \Leftrightarrow$ shift left

Taking the result mod $p(x) \Leftrightarrow$ XOR-ing with the coefficients of $p(x)$ when the most significant coefficient is 1.

Obtaining all $2^n - 1$ non-zero elements by evaluating x^k for $k = 1, \dots, 2^n - 1$

Hardware



\Leftrightarrow shift left

XOR-ing with the coefficients of $p(x)$ when the most significant coefficient is 1.

Shifting and XOR-ing $2^n - 1$ times.


Building an LFSR from a Primitive Polynomial

- For k -bit LFSR number the flip-flops with FF1 on the right.
- The feedback path comes from the Q output of the leftmost FF.
- Find the primitive polynomial of the form $x^k + \dots + 1$.
- The $x^0 = 1$ term corresponds to connecting the feedback directly to the D input of FF 1.
- Each term of the form x^n corresponds to connecting an xor between FF n and $n+1$.
- 4-bit example, uses $x^4 + x + 1$
 - $x^4 \Leftrightarrow$ FF4's Q output
 - $x \Leftrightarrow$ xor between FF1 and FF2
 - $1 \Leftrightarrow$ FF1's D input
- To build an 8-bit LFSR, use the primitive polynomial $x^8 + x^4 + x^3 + x^2 + 1$ and connect xors between FF3 and FF4, FF3 and FF5, and FF4 and FF5.



Error Correction with LFSRs

11 message bits 4 check bits
 bit sequence: 1 1 0 0 1 1 0 0 0 1 1 1 0 0 0 0




Error Correction with LFSRs

- XOR Q4 with incoming bit sequence. Now values of shift-register don't follow a fixed pattern. Dependent on input sequence.
- Look at the value of the register after 15 cycles: "1010"
- Note the length of the input sequence is $2^4 - 1 = 15$ (same as the number of different nonzero patterns for the original LFSR)
- Binary message occupies only 11 bits, the remaining 4 bits are "0000".
 - They would be replaced by the final result of our LFSR: "1010"
 - If we run the sequence back through the LFSR with the replaced bits, we would get "0000" for the final result.
 - 4 parity bits, "neutralize" the sequence with respect to the LFSR.

$$110010001110000 \Rightarrow 1010$$

$$1100100011101010 \Rightarrow 0000$$
- If parity bits not all zero, an error occurred in transmission.
- If number of parity bits = log total number of bits, then single bit errors can be corrected.
- Using more parity bits allows more errors to be detected.
- Ethernet uses 32 parity bits per frame (packet) with 16-bit LFSR.


Division




- See how big a number can be subtracted, creating quotient bit on each step
 - Binary $\Rightarrow 1 * \text{divisor}$ or $0 * \text{divisor}$
- Dividend = Quotient x Divisor + Remainder
 - sizeof(dividend) = sizeof(quotient) + sizeof(divisor)
- 3 versions of divide, successive refinement

DIVIDE HARDWARE Version 1

- 64-bit Divisor register, 64-bit adder/subtractor, 64-bit Remainder register, 32-bit Quotient register



Divide Algorithm Version 1 (Start: Place Dividend in Remainder)



Version 1 Division Example 7/2


Iteration step	quotient	divisor	remainder
0 Initial values	0000	0010 0000	0000 0111
1 1: rem=rem-div	0000	0010 0000	1110 0111
2: rem<0 ⇒ +div, slt Q, Q0=0	0000	0010 0000	0000 0111
3: shift div right	0000	0001 0000	0000 0111
2 1: rem=rem-div	0000	0001 0000	1111 0111
2: rem<0 ⇒ +div, slt Q, Q0=0	0000	0001 0000	0000 0111
3: shift div right	0000	0000 1000	0000 0111
3 1: rem=rem-div	0000	0000 1000	1111 1111
2: rem<0 ⇒ +div, slt Q, Q0=0	0000	0000 1000	0000 0111
3: shift div right	0000	0000 0100	0000 0111
4 1: rem=rem-div	0000	0000 0100	0000 0011
2: rem≥0 ⇒ slt Q, Q0=1	0001	0000 0100	0000 0011
3: shift div right	0001	0000 0010	0000 0011
5 1: rem=rem-div	0001	0000 0010	0000 0001
2: rem≥0 ⇒ slt Q, Q0=1	0011	0000 0010	0000 0001
3: shift div right	0011	0000 0001	0000 0001

Observations on Divide Version 1


- 1/2 bits in divisor always 0
⇒ 1/2 of 64-bit adder is wasted
⇒ 1/2 of divisor is wasted
- Instead of shifting divisor to right, shift remainder to left?
- 1st step cannot produce a 1 in quotient bit (otherwise quotient ≥ 2ⁿ)
⇒ switch order to shift first and then subtract, can save 1 iteration

DIVIDE HARDWARE Version 2

- 32-bit Divisor register, 32-bit ALU, 64-bit Remainder register, 32-bit Quotient register



Divide Algorithm Version 2 (Start: Place Dividend in Remainder)




Observations on Divide Version 2


- Eliminate Quotient register by combining with Remainder as shifted left.
 - Start by shifting the Remainder left as before.
 - Thereafter loop contains only two steps because the shifting of the Remainder register shifts both the remainder in the left half and the quotient in the right half
 - The consequence of combining the two registers together and the new order of the operations in the loop is that the remainder will be shifted left one time too many.
 - Thus the final correction step must shift back only the remainder in the left half of the register

DIVIDE HARDWARE Version 3

- 32-bit Divisor register, 32-bit adder/subtractor, 64-bit Remainder register, (Q)-bit Quotient reg)



Divide Algorithm Version 3



Observations on Divide Version 3

- Same Hardware as shift and add multiplier: just 63-bit register to shift left or shift right
- Signed divides: Simplest is to remember signs, make positive, and complement quotient and remainder if necessary
 - Note: Dividend and Remainder must have same sign
 - Note: Quotient negated if Divisor sign & Dividend sign disagree e.g., $-7 \div 2 = -3$, remainder = -1
- Possible for quotient to be too large: if divide 64-bit integer by 1, quotient is 64 bits ("called saturation")