EECS150 - Digital Design

Lecture 22 – Carry Look Ahead Adders+ Multipliers

Nov. 12, 2013
Prof. Ronald Fearing
Electrical Engineering and Computer Sciences
University of California, Berkeley

(slides courtesy of Prof. John Wawrzynek)

http://www-inst.eecs.berkeley.edu/~cs150

Recap

- clocks and timing in Xilinx







Figure 2-3: **Simplified DLL Circuit**

- Carry Select Adder



Outline

- Carry Look-ahead Adder- Can we speed up addition by being clever with carry?

- How can we multiply quickly?

Carry Select Adder

- Extending Carry-select to multiple blocks



- What is the optimal # of blocks and # of bits/block?
  - If blocks too small delay dominated by total mux delay
  - If blocks too large delay dominated by adder delay

$\sqrt{N}$ stages of $\sqrt{N}$ bits

T ~ sqrt(N),
Cost $\cong$ 2*ripple + muxes

Carry Select Adder



- Compare to ripple adder delay:

  $T_{total} = 2\ sqrt(N)\ T_{FA} - T_{FA}$, assuming $T_{FA} = T_{MUX}$

  For ripple adder $T_{total} = N\ T_{FA}$

  "cross-over" at N=3, Carry select faster for any value of N>3.
- Is sqrt(N) really the optimum?
  - From right to left increase size of each block to better match delays
  - Ex: 64-bit adder, use block sizes [12 11 10 9 8 7 7]

Carry Look-ahead Adders

- In general, for n-bit addition best we can achieve is

  delay ~ log(n)
- How do we arrange this? (think trees)
- First, reformulate basic adder stage:

a b c_i	c_{i+1}	s_i	
0 0 0	0	0	carry "kill"
0 0 1	0	1	$k_i = a_i' b_i'$
0 1 0	0	1	
0 1 1	1	0	carry "propagate"
1 0 0	0	1	$p_i = a_i$ XOR b_i
1 0 1	1	0	
1 1 0	1	0	carry "generate"
1 1 1	1	1	$g_i = a_i b_i$



$c_{i+1} = g_i + p_i c_i$
$s_i = p_i$ XOR c_i

Carry Look-ahead Adders

- Ripple adder using p and g signals:

$p_i = a_i$ XOR b_i
$g_i = a_i\ b_i$



- So far, no advantage over ripple adder: T ~ N

Carry Look-ahead Adders

- Expand carries:

$p_i = a_i$ XOR b_i
$g_i = a_i\ b_i$

$c_{i+1} = g_i + p_i c_i$
$s_i = p_i$ XOR c_i

c_0

$c_1 = g_0 + p_0\ c_0$

$c_2 = g_1 + p_1c_1 = g_1 + p_1g_0 + p_1p_0c_0$

$c_3 = g_2 + p_2c_2 = g_2 + p_2g_1 + p_1p_2g_0 + p_2p_1p_0c_0$

$c_4 = g_3 + p_3c_3 = g_3 + p_3g_2 + p_3p_2g_1 + \ldots$

.
.
.

- Why not implement these equations directly to avoid ripple delay?
  - Lots of gates. Redundancies (full tree for each).
  - Gate with high # of inputs.
- Let's reorganize the equations.

Carry Look-ahead Adders

- "Group" propagate and generate signals:



- P true if the group as a whole propagates a carry to c_{out}
- G true if the group as a whole generates a carry

$$c_{out} = G + Pc_{in}$$

- Group P and G can be generated hierarchically.

Carry Look-ahead Adders

9-bit Example of hierarchically generated P and G signals:




c0
a0
b0
s0
p,g
c1
a1
b1
s1
P,G
c2
a2
b2
s2
c3
a3
b3
s3
c4
a4
b4
s4
c5
a5
b5
s5
c6
a6
b6
s6
c7
a7
b7
s7
c8
ci
ai
bi
si
p,g
ci+1
p = a XOR b
g = ab
s = p XOR ci
ci+1 = g + cip
8-bit Carry Look-ahead Adder
cin
Pa,Ga
Pb,Gb
P,G
cout
P = PaPb
G = Gb + GaPb
Cout = G + cinP


8-bit Carry Look-ahead Adder with 2-input gates.
c0
p0
s0
g0
c1= g0+p0c0
p1
s1
g1
c2=G8+P8c0
P8=p0p1
G8=g1+p1g0
c0
c2
p1
s2
g2
c3= g2+p2c2
p3
s3
g3
P9=p2p3
G9=g3+p3g2
c4
c4
p4
s4
g4
c5= g4+p4c4
p5
s5
g5
c6=G4+P4c4
Pa=p4p5
Ga=g5+p5g4
c6
p6
s6
g6
c7= g6+p6c6
p7
s7
g7
Pb=p6p7
Gb=g7+p7g6
c8
c4=Gc+Pcc0
Pc=P8P9
Gc=G9+P9G8
Pe=PcPd
Ge=Gd+PdGc
c8=Ge+Pec0
Pd=PaPb
Gd=Gb+PbGa

Carry look-ahead Wrap-up

- Adder delay O(logN) (up then down the tree).
- Cost? got here
- Can be applied with other techniques. Group P & G signals can be generated for sub-adders, but another carry propagation technique (for instance ripple) used within the group.
  - For instance on FPGA. Ripple carry up to 32 bits is fast (1.25ns), CLA used to extend to large adders. CLA tree quickly generates carry-in for upper blocks.
- Other more complex techniques exist that can bring the delay down below O(logN), but are only efficient for very wide adders.

Adders on the Xilinx Virtex-5

- Dedicated carry logic provides fast arithmetic carry capability for high-speed arithmetic functions.
- Cin to Cout (per bit) delay = 40ps, versus 900ps for F to X delay.
- 64-bit add delay = 2.5ns.



Virtex 5 Vertical Logic

$p_i = a_i$ XOR b_i
$g_i = a_i\ b_i$



We can map ripple-carry addition onto carry-chain block.



a b c_i	c_{i+1}	s
000	0	0
001	0	1
010	0	1
011	1	0
100	0	1
101	1	0
110	1	0
111	1	1

c_{out} = p_i c_{in} OR ***a_i b_i***

$p_i = a_i$ xor b_i

The carry-chain block also useful for speeding up other adder structures and counters.

$c_{i+1} = g_i + p_i c_i$
$s_i = p_i$ XOR c_i

Bit-serial Adder



- A, B, and R held in shift-registers. Shift right once per clock cycle.
- Reset is asserted by controller.

- Addition of 2 n-bit numbers:
  - takes n clock cycles,
  - uses 1 FF, 1 FA cell, plus registers
  - the bit streams may come from or go to other circuits, therefore the registers might not be needed.

Adder Final Words

Type	Cost	Delay
Ripple	O(N)	O(N)
Carry-select	O(N)	O(sqrt(N))
Carry-lookahead	O(N)	O(log(N))

- Dynamic energy per addition for all of these is O(n).
- "O" notation hides the constants. Watch out for this!
- The "real" cost of the carry-select is at least 2X the "real" cost of the ripple. "Real" cost of the CLA is probably at least 2X the "real" cost of the carry-select.
- The actual multiplicative constants depend on the implementation details and technology.
- FPGA and ASIC synthesis tools will try to choose the best adder architecture automatically - assuming you specify addition using the "+" operator, as in "assign A = B + C"

Multiplication



Many different circuits exist for multiplication. Each one has a different balance between speed (performance) and amount of logic (cost).

"Shift and Add" Multiplier



- Sums each partial product, one at a time.
- In binary, each partial product is shifted versions of A or 0.

- Cost ~ n, T = n clock cycles.
- What is the critical path for determining the min clock period?

Control Algorithm:

1. P ← 0, A ← multiplicand, B ← multiplier
2. If LSB of B==1 then add A to P else add 0
3. Shift [P][B] right 1
4. Repeat steps 2 and 3 n-1 times.
5. [P][B] has product.

"Shift and Add" Multiplier

Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

ex: $-6 = 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4$

$= 0 + 2 + 0 + 8 - 16 = -6$

- Therefore for multiplication:
  - a) subtract final partial product
  - b) sign-extend partial products
- Modifications to shift & add circuit:
  - a) adder/subtractor
  - b) sign-extender on P shifter register

Bit-serial Multiplier

- Bit-serial multiplier (n^2 cycles, one bit of result per n cycles):



- Control Algorithm:

```
repeat n cycles {   // outer (i) loop
        repeat n cycles{    // inner (j) loop
                shiftA, selectSum, shiftHI
        }
        shiftB, shiftHI, shiftLOW, reset
}
```

Note: The occurrence of a control signal x means x=1. The absence of x means x=0.

Array Multiplier

Single cycle multiply: Generates all n partial products simultaneously.



What is the critical path?

Carry-Save Addition

- Speeding up multiplication is a matter of speeding up the summing of the partial products.
- "Carry-save" addition can help.
- Carry-save addition passes (saves) the carries to the output, rather than propagating them.

- Example: sum three numbers, 3_{10} = 0011, 2_{10} = 0010, 3_{10} = 0011

```
      0000        carry in
  3₁₀ 0011
+ 2₁₀ 0010
  c   0100  =  4₁₀   } carry-save add
  s   0001  =  1₁₀   }

  3₁₀ 0011
  c   0010  =  2₁₀
  s   0110  =  6₁₀
      1000  =  8₁₀
```

carry-save add

carry-propagate add

- In general, *carry-save* addition takes in 3 numbers and produces 2.
- Whereas, *carry-propagate* takes 2 and produces 1.
- With this technique, we can avoid carry propagation until final addition

Carry-save Circuits



- When adding sets of numbers, carry-save can be used on all but the final sum.
- Standard adder (carry propagate) is used for final sum.
- Carry-save is fast (no carry propagation) and cheap (same cost as ripple adder)



Array Multiplier using Carry-save Addition



Carry-save Addition

CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$



- A balanced tree can be used to reduce the logic delay.
- This structure is the basis of the ***Wallace Tree Multiplier***.
- Partial products are summed with the CSA tree. Fast CPA (ex: CLA) is used for final sum.
- Multiplier delay 〈 $\log_{3/2}N + \log_2N$

Constant Multiplication

- *Our discussion so far has assumed both the multiplicand (A) and the multiplier (B) can vary at runtime.*
- What if one of the two is a constant?

$$Y = C * X$$

- "Constant Coefficient" multiplication comes up often in signal processing and other hardware. Ex:

$$y_i = \alpha y_{i-1} + x_i$$



where α is an application dependent constant that is hard-wired into the circuit.

- How do we build and array style (combinational) multiplier that takes advantage of the constancy of one of the operands?

Multiplication by a Constant

- If the constant C in C*X is a power of 2, then the multiplication is simply a shift of X.
- Ex: 4*X



- What about division?
- What about multiplication by non- powers of 2?

Multiplication by a Constant

- In general, a combination of fixed shifts and addition:
  - Ex: 6*X = 0110 * X = $(2^2 + 2^1)$*X



  - Details:



Multiplication by a Constant

- Another example: C = 23_{10} = 010111



- *In general, the number of additions equals the number of 1's in the constant minus one.*
- Using carry-save adders (for all but one of these) helps reduce the delay and cost, but the number of adders is still the number of 1's in C minus 2.

- Is there a way to further reduce the number of adders (and thus the cost and delay)?

Multiplication using Subtraction

- *Subtraction is ~ the same cost and delay as addition.*
- Consider C*X where C is the constant value 15_{10} = 01111.
  C*X requires 3 additions.
- We can "recode" 15
  from 01111 = $(2^3 + 2^2 + 2^1 + 2^0)$
  to 1000$\bar{1}$ = $(2^4 - 2^0)$
  where $\bar{1}$ means negative weight.
- Therefore, 15*X can be implemented with only one subtractor.



Canonic Signed Digit Representation

- CSD represents numbers using 1, $\bar{1}$, & 0 with the least possible number of non-zero digits.
  - Strings of 2 or more non-zero digits are replaced.
  - Leads to a unique representation.
- To form CSD representation might take 2 passes:
  - First pass: replace all occurrences of 2 or more 1's:
    01..10 by 10..$\bar{1}$
  - Second pass: same as a above, plus replace 0$\bar{1}$10 by 00$\bar{1}$0
- Examples:

011101 = 29	0010111 = 23	0110110 = 54
100$\bar{1}$01 = 32 - 4 + 1	0011001$\bar{1}$	101$\bar{1}$10$\bar{1}$0
	0101$\bar{1}$001$\bar{1}$ = 32 - 8 - 1	100$\bar{1}$0$\bar{1}$10 = 64 - 8 - 2

- Can we further simplify the multiplier circuits?

"Constant Coefficient Multiplication" (KCM)

Binary multiplier: $Y = 231*X = (2^7 + 2^6 + 2^5 + 2^2 + 2^1+2^0)*X$



- CSD helps, but the multipliers are limited to shifts followed by adds.
  - CSD multiplier: $Y = 231*X = (2^8 - 2^5 + 2^3 - 2^0)*X$



- How about shift/add/shift/add …?
  - KCM multiplier: $Y = 231*X = 7*33*X = (2^3 - 2^0)*(2^5 + 2^0)*X$



- No simple algorithm exists to determine the optimal KCM representation.
- Most use exhaustive search method.

Summary

- Carry Look-ahead Adder



Carry save adder



constant coefficient multiplication