

EECS150 - Digital Design

Lecture 22 – Carry Look Ahead

Adders+ Multipliers

Nov. 12, 2013
 Prof. Ronald Fearing
 Electrical Engineering and Computer
 Sciences
 University of California, Berkeley

(slides courtesy of Prof. John Wawrzynek)

<http://www-inst.eecs.berkeley.edu/~cs150>

Recap

- clocks and timing in Xilinx







Figure 2-3: Simplified DLL Circuit

- Carry Select Adder




Outline

- Carry Look-ahead Adder- Can we speed up addition by being clever with carry?
- How can we multiply quickly?

3

Carry Select Adder

- Extending Carry-select to multiple blocks




- What is the optimal # of blocks and # of bits/block?
 - If blocks too small delay dominated by total mux delay
 - If blocks too large delay dominated by adder delay

\sqrt{N} stages of \sqrt{N} bits

$T \sim \text{sqrt}(N)$,
 Cost $\cong 2 * \text{ripple} + \text{muxes}$

Carry Select Adder



- Compare to ripple adder delay:
 $T_{total} = 2 \sqrt{N} T_{FA} - T_{FA}$, assuming $T_{FA} = T_{MUX}$
 For ripple adder $T_{total} = N T_{FA}$
 “cross-over” at $N=3$, Carry select faster for any value of $N>3$.
- Is \sqrt{N} really the optimum?
 - From right to left increase size of each block to better match delays
 - Ex: 64-bit adder, use block sizes [12 11 10 9 8 7 7]

Fall 2013


EECS150 - Lec22-CLAdder-mult

Page 5

Carry Look-ahead Adders

- In general, for n-bit addition best we can achieve is
 delay $\sim \log(n)$
- How do we arrange this? (think trees)
- First, reformulate basic adder stage:

a	b	c_i	C_{i+1}	S_i	
0	0	0	0	0	carry “kill” $k_i = a_i \cdot b_i$
0	0	1	0	1	
0	1	0	0	1	carry “propagate” $p_i = a_i \text{ XOR } b_i$
0	1	1	1	0	
1	0	0	0	1	carry “generate” $g_i = a_i \cdot b_i$
1	0	1	1	0	
1	1	0	1	0	
1	1	1	1	1	



$$\begin{aligned} C_{i+1} &= g_i + p_i c_i \\ S_i &= p_i \text{ XOR } c_i \end{aligned}$$

Fall 2013


EECS150 - Lec22-CLAdder-mult

Page 6

Carry Look-ahead Adders

- Ripple adder using p and g signals:

$$\begin{aligned} p_i &= a_i \text{ XOR } b_i \\ g_i &= a_i b_i \end{aligned}$$



- So far, no advantage over ripple adder: $T \sim N$

Fall 2013

EECS150 - Lec22-CLAdder-mult

Page 7

Carry Look-ahead Adders

- Expand carries:

$$c_0$$

$$c_1 = g_0 + p_0 c_0$$

$$c_2 = g_1 + p_1 c_1 = g_1 + p_1 g_0 + p_1 p_0 c_0$$

$$c_3 = g_2 + p_2 c_2 = g_2 + p_2 g_1 + p_1 p_2 g_0 + p_2 p_1 p_0 c_0$$

$$c_4 = g_3 + p_3 c_3 = g_3 + p_3 g_2 + p_3 p_2 g_1 + \dots$$

.

.

.

$$\begin{aligned} p_i &= a_i \text{ XOR } b_i \\ g_i &= a_i b_i \end{aligned}$$

$$\begin{aligned} c_{i+1} &= g_i + p_i c_i \\ s_i &= p_i \text{ XOR } c_i \end{aligned}$$

- Why not implement these equations directly to avoid ripple delay?
 - Lots of gates. Redundancies (full tree for each).
 - Gate with high # of inputs.
- Let's reorganize the equations.


Fall 2013

EECS150 - Lec22-CLAdder-mult


Page 8



Carry Look-ahead Adders

- “Group” propagate and generate signals:



- P true if the group as a whole propagates a carry to c_{out}
 - G true if the group as a whole generates a carry
- $$C_{out} = G + PC_{in}$$
- Group P and G can be generated hierarchically.







Virtex 5 Vertical Logic

$$p_i = a_i \text{ XOR } b_i$$

$$g_i = a_i b_i$$



We can map ripple-carry addition onto carry-chain block.



a	b	c _i	c _{i+1}	s
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

$$c_{out} = p_i c_{in} \text{ OR } a_i b_i$$


$$p_i = a_i \text{ XOR } b_i$$

The carry-chain block also useful for speeding up other adder structures and counters.

$$c_{i+1} = g_i + p_i c_i$$

$$s_i = p_i \text{ XOR } c_i$$

Bit-serial Adder



- A, B, and R held in shift-registers. Shift right once per clock cycle.
- Reset is asserted by controller.

- Addition of 2 n-bit numbers:
 - takes n clock cycles,
 - uses 1 FF, 1 FA cell, plus registers
 - the bit streams may come from or go to other circuits, therefore the registers might not be needed.

Adder Final Words

Type	Cost	Delay
Ripple	$O(N)$	$O(N)$
Carry-select	$O(N)$	$O(\sqrt{N})$
Carry-lookahead	$O(N)$	$O(\log(N))$


- Dynamic energy per addition for all of these is $O(n)$.
- “O” notation hides the constants. Watch out for this!
- The “real” cost of the carry-select is at least 2X the “real” cost of the ripple. “Real” cost of the CLA is probably at least 2X the “real” cost of the carry-select.
- The actual multiplicative constants depend on the implementation details and technology.
- FPGA and ASIC synthesis tools will try to choose the best adder architecture automatically - assuming you specify addition using the “+” operator, as in “`assign A = B + C`”

Multiplication

$$\begin{array}{r}
 \begin{array}{cccc}
 a_3 & a_2 & a_1 & a_0 \leftarrow \text{Multiplicand} \\
 b_3 & b_2 & b_1 & b_0 \leftarrow \text{Multiplier}
 \end{array} \\
 \hline
 \begin{array}{r}
 X \\
 \begin{array}{cccc}
 a_3b_0 & a_2b_0 & a_1b_0 & a_0b_0 \\
 a_3b_1 & a_2b_1 & a_1b_1 & a_0b_1 \\
 a_3b_2 & a_2b_2 & a_1b_2 & a_0b_2 \\
 a_3b_3 & a_2b_3 & a_1b_3 & a_0b_3
 \end{array}
 \end{array}
 \left. \vphantom{\begin{array}{r} X \\ \dots \end{array}} \right\} \text{Partial products} \\
 \hline
 \dots \quad a_1b_0 + a_0b_1 \quad a_0b_0 \leftarrow \text{Product}
 \end{array}$$

*Many different circuits exist for multiplication. Each one has a different balance between **speed (performance)** and amount of **logic (cost)**.*

“Shift and Add” Multiplier



- Sums each partial product, one at a time.
- In binary, each partial product is shifted versions of A or 0.

Control Algorithm:

1. $P \leftarrow 0$, $A \leftarrow$ multiplicand, $B \leftarrow$ multiplier
2. If LSB of $B == 1$ then add A to P
else add 0
3. Shift $[P][B]$ right 1
4. Repeat steps 2 and 3 $n-1$ times.
5. $[P][B]$ has product.

- Cost $\sim n$, $T = n$ clock cycles.
- What is the critical path for determining the min clock period?

Fall 2013

EECS150 - Lec22-CLAdder-mult

Page19

“Shift and Add” Multiplier

Signed Multiplication:

Remember for 2's complement numbers MSB has negative weight:

$$X = \sum_{i=0}^{N-2} x_i 2^i - x_{n-1} 2^{n-1}$$

$$\begin{aligned} \text{ex: } -6 &= 11010_2 = 0 \cdot 2^0 + 1 \cdot 2^1 + 0 \cdot 2^2 + 1 \cdot 2^3 - 1 \cdot 2^4 \\ &= 0 + 2 + 0 + 8 - 16 = -6 \end{aligned}$$

- Therefore for multiplication:
 - a) subtract final partial product
 - b) sign-extend partial products
- Modifications to shift & add circuit:
 - a) adder/subtractor
 - b) sign-extender on P shifter register


Fall 2013

EECS150 - Lec22-CLAdder-mult

Page20

Bit-serial Multiplier

- Bit-serial multiplier (n^2 cycles, one bit of result per n cycles):




- Control Algorithm:

```
repeat n cycles { // outer (i) loop
  repeat n cycles{ // inner (j) loop
    shiftA, selectSum, shiftHI
  }
  shiftB, shiftHI, shiftLOW, reset
}
```

Note: The occurrence of a control signal x means $x=1$. The absence of x means $x=0$.

Array Multiplier

Single cycle multiply: Generates all n partial products simultaneously.



What is the critical path?

Carry-Save Addition


- Speeding up multiplication is a matter of speeding up the summing of the partial products.
 - “Carry-save” addition can help.
 - Carry-save addition passes (saves) the carries to the output, rather than propagating them.
- Example: sum three numbers, $3_{10} = 0011$, $2_{10} = 0010$, $3_{10} = 0011$
- | | | | |
|----------|----------------------|------------|---|
| | | carry in | |
| | 0000 | | |
| 3_{10} | 0011 | | |
| + | 2_{10} 0010 | | |
| | c 0100 | = 4_{10} | } |
| | s 0001 | = 1_{10} | |
| | 3 ₁₀ 0011 | | |
| | c 0010 | = 2_{10} | } |
| | s 0110 | = 6_{10} | |
| | 1000 | = 8_{10} | |
- carry-save add {
- carry-propagate add {
- In general, *carry-save* addition takes in 3 numbers and produces 2.
 - Whereas, *carry-propagate* takes 2 and produces 1.
 - With this technique, we can avoid carry propagation until final addition

Fall 2013

EECS150 - Lec22-CLAdder-mult

Page23

Carry-save Circuits




Fall 2013

EECS150 - Lec22-CLAdder-mult

Page24


Array Multiplier using Carry-save Addition



Carry-save Addition

CSA is associative and commutative. For example:

$$(((X_0 + X_1) + X_2) + X_3) = ((X_0 + X_1) + (X_2 + X_3))$$



- A balanced tree can be used to reduce the logic delay.
- This structure is the basis of the **Wallace Tree Multiplier**.
- Partial products are summed with the CSA tree. Fast CPA (ex: CLA) is used for final sum.
- Multiplier delay $\propto \log_{3/2} N + \log_2 N$

Constant Multiplication

- Our discussion so far has assumed both the multiplicand (A) and the multiplier (B) can vary at runtime.
- What if one of the two is a constant?

$$Y = C * X$$

- “Constant Coefficient” multiplication comes up often in signal processing and other hardware. Ex:

$$y_i = \alpha y_{i-1} + x_i \quad x_i \rightarrow \boxed{} \rightarrow y_i$$

where α is an application dependent constant that is hard-wired into the circuit.

- How do we build an array style (combinational) multiplier that takes advantage of the constancy of one of the operands?


Fall 2013

EECS150 - Lec22-CLAdder-mult

Page27

Multiplication by a Constant

- If the constant C in $C * X$ is a power of 2, then the multiplication is simply a shift of X.
- Ex: $4 * X$



- What about division?
- What about multiplication by non- powers of 2?


Fall 2013

EECS150 - Lec22-CLAdder-mult


Page28

Multiplication by a Constant

- In general, a combination of fixed shifts and addition:
 - Ex: $6 * X = 0110 * X = (2^2 + 2^1) * X$



- Details:




Fall 2013

EECS150 - Lec22-CLAdder-mult

Page29

Multiplication by a Constant

- Another example: $C = 23_{10} = 010111$



- In general, the number of additions equals the number of 1's in the constant minus one.*
- Using carry-save adders (for all but one of these) helps reduce the delay and cost, but the number of adders is still the number of 1's in C minus 2.
- Is there a way to further reduce the number of adders (and thus the cost and delay)?


Fall 2013

EECS150 - Lec22-CLAdder-mult

Page30

Multiplication using Subtraction

- *Subtraction is ~ the same cost and delay as addition.*
- Consider $C \cdot X$ where C is the constant value $15_{10} = 01111$.
 $C \cdot X$ requires 3 additions.
- We can “recode” 15
 from $01111 = (2^3 + 2^2 + 2^1 + 2^0)$
 to $1000\bar{1} = (2^4 - 2^0)$
 where $\bar{1}$ means negative weight.
- Therefore, $15 \cdot X$ can be implemented with only one subtractor.



Fall 2013

EECS150 - Lec22-CLAdder-mult

Page31

Canonic Signed Digit Representation

- CSD represents numbers using 1, $\bar{1}$, & 0 with the least possible number of non-zero digits.
 - Strings of 2 or more non-zero digits are replaced.
 - Leads to a unique representation.
- To form CSD representation might take 2 passes:
 - First pass: replace all occurrences of 2 or more 1's:
 $01..10$ by $10..\bar{1}0$
 - Second pass: same as above, plus replace 0110 by 0010
- Examples:

$$011101 = 29$$

$$100\bar{1}01 = 32 - 4 + 1$$

$$0010111 = 23$$

$$001100\bar{1}$$

$$010\bar{1}00\bar{1} = 32 - 8 - 1$$

$$0110110 = 54$$

$$10\bar{1}\bar{1}0\bar{1}0$$

$$100\bar{1}0\bar{1}0 = 64 - 8 - 2$$

- **Can we further simplify the multiplier circuits?**


Fall 2013

EECS150 - Lec22-CLAdder-mult


Page32

“Constant Coefficient Multiplication” (KCM)


Binary multiplier: $Y = 231 * X = (2^7 + 2^6 + 2^5 + 2^2 + 2^1 + 2^0) * X$



- CSD helps, but the multipliers are limited to shifts followed by adds.
 - CSD multiplier: $Y = 231 * X = (2^8 - 2^5 + 2^3 - 2^0) * X$




- How about shift/add/shift/add ...?
 - KCM multiplier: $Y = 231 * X = 7 * 33 * X = (2^3 - 2^0) * (2^5 + 2^0) * X$




- No simple algorithm exists to determine the optimal KCM representation.
- Most use exhaustive search method.

Summary

- Carry Look-ahead Adder



Carry save adder



constant coefficient multiplication

