

Homework 4
Fall 2010
CS150


3.15)

- (a) Is not a synchronous sequential circuit because there is no register.
- (b) Is not a synchronous sequential circuit because there is a combinational loop.
- (c) Is a synchronous sequential circuit because the feedback loop is on the other side of a register.
- (d) Is also a synchronous sequential circuit because the feedback loop is on the other side of the register.


3.19)

This FSM has two inputs A and B, and an output Q. Q_n is high when A_{n-2} is high and B_{n-1} is high, otherwise it is zero.


CS	NS	A	B	O
S0	S0	0	X	0
S0	S1	1	X	0
S1	S0	X	0	0
S1	S2	X	1	0
S2	S0	X	X	1



3.24)




3.25)



3.26)

(a)




(b) Mealey

(c)

CS	NS	A	B	Z
S0	S1	1	0	0
S0	S1	1	1	1
S0	S2	0	X	0
S1	S2	0	0	0


S1		S2		0		1		1
S1		S1		1		0		1
S1		S1		1		1		1
S2		S2		0		0		0
S2		S2		0		1		0
S2		S1		1		0		0
S2		S1		1		1		1



3.28)

CS | NS | X | Q

00	10	0	0
00	11	1	0
01	10	X	1
10	00	0	1
10	01	1	1
11	10	X	1



3.30)

$$\begin{aligned}
 \text{(a) ClockPeriod} &= \text{clock-to-Q}_{\text{max}} + 3 * \text{xor_delay} + \text{setup} \\
 &= 70\text{ps} + 3 * 100\text{ps} + 60\text{ps} \\
 &= 430\text{ps}
 \end{aligned}$$

$$\begin{aligned}
 \text{OperatingFrequency} &= 1 / 430\text{ps} \\
 &= 2.33\text{GHz}
 \end{aligned}$$

$$\text{(b) } 1 / 2 \text{ GHz} = 500\text{ps}$$

$$\text{Tolerable skew} = 500\text{ps} - 430\text{ps} = 70\text{ps}$$

(c) The path through the bottom XOR gate is the

one we need to worry about. Since the contamination delay of the XOR gate is 55ps and the clock-to-Q minimum delay of the flip flop is 50ps. Therefore clock skew of up to $55\text{ps} + 50\text{ps} - 20\text{ps} = 85\text{ps}$ is tolerable.

- (d) Here circuit is a balanced tree. It has a period of $70\text{ps} + 2 * 100\text{ps} + 60\text{ps} = 330\text{ps}$, a frequency of 3.03GHz. As for hold time violations, this new circuit adds an XOR in the shortest path, therefor the maximum tolerable skew is now, $55\text{ps} + 2 * 50\text{ps} - 20\text{ps} = 135\text{ps}$.

3.31)

- (a) $\text{ClockPeriod} = \text{clock-to-Q prop} + \text{AB2Co} + \text{Ci2S} + \text{setup}$
 $= 35\text{ps} + 25\text{ps} + 3\text{ps} + 30\text{ps}$
 $= 110\text{ps}$
 $\text{OperatingFrequency} = 1 / 110\text{ps} = 9.09\text{GHz}$
- (b) $\text{ClockPeriod} = 1 / (8\text{GHz}) = 125\text{ps}$
 $\text{TolerableSkew} = 125\text{ps} - 110\text{ps} = 15\text{ps}$
- (c) Since the contamination delay of the Adder from Cin to either output is 15ps and the hold time is 10ps, there is tolerable skew of 5ps.

3.32)

- (a) $\text{ClockPeriod} \geq \text{clock2Q} + N * \text{CLB prop} + \text{setup}$
 $1 / 40\text{MHz} \geq .72\text{ns} + N * .61\text{ns} + .53\text{ns}$
 $25\text{ns} \geq 1.25\text{ns} + N * .61\text{ns}$
 $N \leq 38$
- (b) $\text{TolerableSkew} = \text{clock2Q cont} + \text{CLB cont}$
 $= .50\text{ns} + .30\text{ns}$
 $= .80\text{ns}$

Interview Question 3.2

