EECS150: Components and Design Techniques for Digital Systems

University of California
Dept. of Electrical Engineering and Computer Sciences

Mid Term 1 – version A Fall 2004

Last name: ________Solution__________  First name_______________________
Student ID: _________________________ Login: ____________________

Lab meeting time: ________________  TA’s name: ____________________
(Sorry to ask this next question, but with 100 students packed closely together there may be a wide range of behavior.)
Student to my left is ________________________ ___________________
Student to my right is ________________________ ___________________

No notes.  No calculators!  This booklet contains 14 numbered pages. Please, no extra stray pieces of paper. The exam contains 6 substantive questions. Browse through it before you start. You have 1.5 hours, so relax, work thoughtfully and give clear answers. Good luck!

I certify that my answers to this exam are my own work. If I am taking this exam early, I certify that I shall not discuss the exam questions, the exam answers, or the content of the exam with anyone until after the scheduled exam time. If I am taking this exam in scheduled time, I certify that I have not discussed the exam with anyone who took it early.

Signature: ______________________________________

|---------------|---------------|---------------|---------------|---------------|---------------|------------|
Problem 1. [15]

1.a. Circle the gate-level circuits below that implement a Boolean AND function?

Circuits are in another order for B test

1.b. Show that a 2-to-1 MUX is universal, i.e. that any Boolean expression can be implemented with a collection of 2-to-1 multiplexers.

You could implement AND, OR, NOT, or just NAND or NOR

1.c. Write a Verilog module that implements the following combinational logic.

```verilog
module (A, B, C, out);
    input  A, B, C;
    output out;
    wire x;
    and (x, A, B);
    nor (out, x, C);
endmodule
```
1.d. Write a Verilog module that implements a D flip-flop with reset.

module (D, Q, Clock, Reset);
    input  D, Clock, Reset;
    output  Q;

    reg Q;

    always @ (posedge Clock) begin
        if (Reset) Q <= 1'b0;
        else Q <= D;
    end

endmodule
Solution

Problem 2. [10]
Generate a truth table with appropriate don’t-cares for the circuit shown below. It has two 2-bit unsigned inputs \( A = \{A_1,A_0\} \) and \( B = \{B_1,B_0\} \) and two outputs, EQ, and GR.

EQ is 1 if \( A = B \) and 0 otherwise. GR is 1 when \( A > B \) and GR is 0 when \( A < B \). Your solution should be concise and it should allow for an efficient implementation.

![Circuit Diagram]

<table>
<thead>
<tr>
<th>A1</th>
<th>A0</th>
<th>B1</th>
<th>B0</th>
<th>EQ</th>
<th>GR</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>x</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>x</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>x</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

GR is inverted for version B
Solution

Problem 3. [10]

You are to implement the following Boolean operation over three inputs:

\[ out = (\overline{ab}) \cdot (\overline{ac}) \]

‘a’ and ‘b’ are swapped on B test.

3.a Implement this efficiently using NAND, NOR, and INV gates.

See below…

3.b. How many n-channel and p-channel transistors are used in this gate-level implementation?

3.c. How much can you reduce this number by implementing the operation directly at the transistor level? Draw a transistor-level schematic.
Question 4: [15] The following is a truth table for a 4-input, 2-output logic function:
Inputs: a, b, c, d. Outputs: x, y

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>c</th>
<th>d</th>
<th>x</th>
<th>y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>-</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>-</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>-</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

4.a. Compute minimal sum-of-product (SOP) expressions for x and y using kmaps.

\[
x = ab + b\bar{c} + \bar{c}d + \bar{a}b\bar{d}
\]

\[
y = \bar{c}d + b\bar{c} + \bar{c}d
\]
4.b. In this part, you will implement your logic on a PLA. On the diagram below. You want to minimize the number of AND gates (rows) on the PLA. Mark the utilized connections on the PLA diagram for computing x and y. 
(Note: you may not find use for all the rows or cols on the PLA.)

The key here was to share minterms b+c and ~cd
Problem 5 [20].

You are to implement a 3 bit counter with the following (somewhat unusual) state transition diagram.

\[
\begin{array}{c|c|c|c}
C_2 & C_1 & C_0 \\
\hline
\text{After reset:} & 1 & 0 & 0 \\
\text{After 1 Clock Cycle:} & 1 & 1 & 0 \\
\text{After 2 Clock Cycle:} & 1 & 1 & 1 \\
\text{After 3 Clock Cycle:} & 0 & 1 & 1 \\
\text{After 4 Clock Cycle:} & 1 & 0 & 1 \\
\text{After 5 Clock Cycle:} & 0 & 1 & 0 \\
\text{After 6 Clock Cycle:} & 0 & 0 & 1 \\
\text{After 7 Clock Cycle:} & 1 & 0 & 0 \\
\text{After 8 Clock Cycle:} & 1 & 1 & 0
\end{array}
\]

--- Sequence repeats

5.a. Draw the schematic diagram for this 3-bit counter. You may only use 1-bit flip flops and primitive gates. Make sure to implement the “Reset” input, as your flip-flops do not have a built in reset input.
<table>
<thead>
<tr>
<th>CS</th>
<th>NS</th>
<th>N₂N₁N₀</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>XXX</td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>100</td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>001</td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>101</td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>110</td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>010</td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>111</td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>011</td>
<td></td>
</tr>
</tbody>
</table>

N₂ = C₀ xor C₂  
N₁ = C₂  
N₀ = C₁

![Logic Diagram](attachment:image.png)
5.b. Shown below is an example CLB from an FPGA filled in to implement a NAND gate. Notice that not only is the 3-LUT filled in, but the control bit for the MUX is set.

In this problem you must implement your counter in the simplified FPGA below. Fill in the white boxes with either 1 or 0 to indicate both the programming of the 3-LUTs and the mux control bits. Indicate connected wires with an X as with PLAs.

In addition to configuring the CLBs you must make sure to route all the signals you use, including “Reset” and to configure the four I/O pads at the top.

Each signal which must connect to the outside world must be connected to an I/O pad. “Reset” is the only input and three bits of the counter “C_2C_1C_0”are the only outputs. In the white I/O pad box, write in the name of the signal connected to it. Each I/O pad would be connected to a pin on an FPGA chip.
**Problem 6 [30].** In this problem you will be working with a new combination lock. You will design the controller for a lock with 11 buttons labeled ‘0’-‘9’ and “Reset”. To open the lock, the user must press the correct numbered buttons in sequence. The “Reset” button should return the lock to a default state at any time.

The lock must respond with either the “Open” or “Locked” output at all times. The lock should not output “Open” until one of the combinations has been entered. Once the lock is opened and outputting “Open” it should continue to do so until “Reset.”

If at any time the user enters even a single wrong digit the lock should output “Error” and continue to do so until it is “Reset.” Whenever the lock is not open it should assert the “Locked” output. The lock may report both “Error” and “Locked” but never “Open” and “Locked” or “Open” and “Error.”

You may assume that the inputs from the buttons are high for only one cycle when the button is pushed regardless of the clock speed and how long the button was held down.

As a twist, the lock must respond with “Open” to any of three different combinations:

- 0 – 1 – 3
- 0 – 6 – 5 – 3
- 0 – 6 – 9

Entering any one of the above three combinations should cause the lock to “Open.”

6.a. Draw the bubble and arc diagram for your Moore machine implementation of the controller.

I. Label and name all states appropriately

II. Label all arcs with the buttons that will cause that transition
   a. You may label arcs with ranges of buttons to save time

III. Label all states with the outputs that should be asserted in that state
   a. Outputs are assumed to be unasserted unless otherwise marked
6.b. Fill in the current state values for each cycle in the below timing diagram. You should use the state names from your bubble-and-arc diagram in part (a).

Note that the gray boxes in the following diagram stand for “Don’t Know/Don’t Care”
6.c. Fill in the verilog shell given below with an implementation of your controller.

Note that we have added a signal called “Input” for your use. It is the OR of all of
the 10 number inputs. That is to say, it will be 1’b1 when ANY of the number buttons
are pressed.

```verilog
module LockFSM(Numbers, Reset, Clock, Open, Locked, Error);
    input [9:0] Numbers;
    input   Reset;
    input   Clock;
    output  Open, Locked, Error;
    wire    Input;

    assign Input = (|Numbers);

    localparam STATE_Reset = 3’b000,
        STATE_S0 = 3’b001,
        STATE_S1 = 3’b010,
        STATE_S2 = 3’b011,
        STATE_Open = 3’b100,
        STATE_Error = 3’b101,
        STATE_X = 3’bxxx;

    reg [2:0] CurrentState, NextState;

    assign Open = (CurrentState == STATE_Open);
    assign Locked = (CurrentState != STATE_Open);
    assign Error = (CurrentState == STATE_Error);

    always @ (posedge Clock) begin
        if (Reset) CurrentState <=   STATE_Reset;
        else if (Input) CurrentState <=  NextState;
    end

    always @ (*) begin
        NextState =      CurrentState;
        case (CurrentState)
            STATE_Reset: begin
                if (Numbers[0]) NextState = STATE_S0;
                else NextState = STATE_Error;
            end
            STATE_S0: begin
                if (Numbers[1]) NextState = STATE_S1;
                else if (Numbers[2]) NextState = STATE_S2;
                else NextState = STATE_Error;
            end
            STATE_S1: begin
                if (Numbers[4]) NextState = STATE_Open;
                else NextState = STATE_Error;
            end
            STATE_S2: begin
                if (Numbers[8]) NextState = STATE_Open;
                else (Numbers[9]) NextState = STATE_S1;
                else NextState = STATE_Error;
        end
    end

endmodule
```
end
STATE_Open: NextState = STATE_Open;
STATE_Error: NextState = STATE_Error;
default: NextState = STATE_X;
endcase
end
endmodule