Problem 1. In this problem you are going to design a combinational logic system that maps from notes in a scale to tones in the octave. An octave has 12 tones, such as

C, C#, D, D#, E, F, F#, G, G#, A, A#, B and then starts again at C.

You can think of these as all the keys on the piano, starting at C. A major scale includes seven of the notes in an octave (before returning to the next tonic) that have the intervals \( W, W, H, W, W, W, H \) where \( W \) (a whole step) is two tones (+2) and \( H \) (a half step) is one tone (+1), such as the C major scale

\[
\begin{align*}
C, & \quad D, & \quad E, & \quad F, & \quad G, & \quad A, & \quad B
\end{align*}
\]

and then starts again at C.

These would be the white keys on the piano, starting at C and skipping the black keys. We’ll work with octaves and scale abstractly using Boolean values.

You circuit has three inputs, \( I_2, I_1, I_0 \), representing the notes in the scale with \( <0,0,0> \) being the root and \( <1,1,1> \) being the 7th. It has four outputs \( <O_3, O_2, O_1, O_0> \) representing the tone in the octave. It maps each note in the major scale to its corresponding tone in the octave.

1.a. Specify your circuit as a truth table with three input columns and four output columns.

<table>
<thead>
<tr>
<th>I2I1I0</th>
<th>O3O2O1O0</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>0000</td>
</tr>
<tr>
<td>001</td>
<td>0010</td>
</tr>
<tr>
<td>010</td>
<td>0100</td>
</tr>
<tr>
<td>011</td>
<td>0101</td>
</tr>
<tr>
<td>100</td>
<td>0111</td>
</tr>
<tr>
<td>101</td>
<td>1001</td>
</tr>
<tr>
<td>110</td>
<td>1011</td>
</tr>
</tbody>
</table>

1.b. Produce a sum or products circuit and corresponding Boolean expression for each output.

\[
\begin{align*}
O_3 &= I_2I1I0' + I_2I1'I0 \\
O_2 &= I_2'I1 + I_2I1'I0 \\
O_1 &= I2I0' + I2'I1'I0 \\
O_0 &= I2I0' + I2I1' + I2'I1I0
\end{align*}
\]
1.c. Optimize each expression to minimize the number of gates, using only NAND and NOR gates and give the corresponding Boolean expression.

\[ O_3 = I_2I_1 + I_2I_0 \]
\[ O_2 = I_2'I_1 + I_2I_1'I_0' \]
\[ O_1 = I_2I_0' + I_2'I_1'I_0 \]
\[ O_0 = I_2 + I_2'I_1I_0 \]

1.d. Give a behavioral module for your design in Verilog.

```verilog
module ( clk, I, O );
    input clk;
    input[2:0] I;
    output[3:0] O;

    always @(posedge clk)
    begin
        case (I)
            3'b000: O <= 4'b0000;
            3'b001: O <= 4'b0010;
            3'b010: O <= 4'b0100;
            3'b011: O <= 4'b0111;
            3'b100: O <= 4'b1001;
            3'b101: O <= 4'b1011;
            3'b110: O <= 4'b1011;
        endcase
    end
endmodule
```
Problem 2. In this problem we are going to build a scale-watcher Moore Machine. An interval is the number of tones between two notes, so C-C# is +1, C-D is +2, and C-B is -1. Your FSM is given a melody that starts on the root and proceeds with a series of whole and half steps up and down, and repeated nodes (0 steps). Your FSM must raise an alarm if the melody ever leaves the major scale.

2.a. Describe or solution as a state transition diagram.

2.b. Give the symbolic state transition table for your solution.

<table>
<thead>
<tr>
<th>Current State</th>
<th>NextState</th>
</tr>
</thead>
<tbody>
<tr>
<td>C</td>
<td>Error</td>
</tr>
<tr>
<td>D</td>
<td>C</td>
</tr>
<tr>
<td>E</td>
<td>D</td>
</tr>
<tr>
<td>F</td>
<td>Error</td>
</tr>
<tr>
<td>G</td>
<td>G</td>
</tr>
<tr>
<td>A</td>
<td>G</td>
</tr>
<tr>
<td>B</td>
<td>A</td>
</tr>
<tr>
<td>Error</td>
<td>Error</td>
</tr>
</tbody>
</table>
2.c. Produce a (hopefully elegant) state encoding and show the state transition table.

<table>
<thead>
<tr>
<th>Current State</th>
<th>-2=110</th>
<th>-1=111</th>
<th>0=000</th>
<th>1=001</th>
<th>2=010</th>
</tr>
</thead>
<tbody>
<tr>
<td>C=0000</td>
<td>111</td>
<td>101</td>
<td>000</td>
<td>111</td>
<td>0010</td>
</tr>
<tr>
<td>D=0010</td>
<td>000</td>
<td>111</td>
<td>010</td>
<td>111</td>
<td>0100</td>
</tr>
<tr>
<td>E=0100</td>
<td>010</td>
<td>111</td>
<td>010</td>
<td>010</td>
<td>1111</td>
</tr>
<tr>
<td>F=0101</td>
<td>111</td>
<td>010</td>
<td>111</td>
<td>111</td>
<td>0111</td>
</tr>
<tr>
<td>G=0111</td>
<td>010</td>
<td>111</td>
<td>111</td>
<td>111</td>
<td>1001</td>
</tr>
<tr>
<td>A=1001</td>
<td>011</td>
<td>111</td>
<td>101</td>
<td>111</td>
<td>1011</td>
</tr>
<tr>
<td>B=1011</td>
<td>101</td>
<td>111</td>
<td>101</td>
<td>000</td>
<td>1111</td>
</tr>
<tr>
<td>Error=1111</td>
<td>111</td>
<td>111</td>
<td>111</td>
<td>111</td>
<td>1111</td>
</tr>
</tbody>
</table>

2.d. Draw a structural implementation of your circuit.

2.e. Give a behavioral Verilog implementation of your solution.

```verilog
module ScaleWatcher(Alarm, clk, interval);
  input clk;
  input [2:0] interval;
  output alarm;
  reg [4:0] CurrentState, NextState;

  always @(posedge clk)
    begin
      if(Nextstate == 4'b1111 || Nextstate == 4'b0001 || Nextstate == 4'b0011 || Nextstate == 4'b1000 || Nextstate == 4'b1010 || Nextstate == 4'b1101)
        Alarm <= 1;
        CurrentState <= 4'b1111;
      else if (Nextstate == 4'b1100) begin
        Alarm <= 0;
        CurrentState <= 4'b0000;
      else begin
        Alarm <= 0;
        CurrentState <= NextState;
      end
    end

  always @(CurrentState or interval)
    begin
      case(interval)
        3'b110: NextState = NextState -2;
        3'b111: NextState = NextState -1;
        3'b010: NextState = NextState +2;
        3'b001: NextState = NextState +1;
        3'b000: NextState = NextState +0;
      endcase
    end
endmodule
```
endcase
end
endmodule
Problem 3. You have been asked to design a pair of controllers for the gates on a lock on the Berkeley-Stanford canal shown below. The upper lock has a High-outside ship detector (Ho) and a High-Inside (Hi) ship detector. It has two control outputs on the lock: fill and open/–open. And it has a “full” signal indicating that the lock is at the upper level. Similarly, the lower lock control has similar ship detectors and controls drain and open/–open. Each can signal the other when it is ready to start a ship moving through the lock and gets an OK acknowledgment from the other when it is OK to do so. Ships going down have priority.

When a ship arrives at the upper lock (Ho) and no ship is in the lock going up, the upper controller requests permission to move it into the lock. The lower controller must ensure that no ship is going down and its gate is closed before giving its OK. Then the upper controller fills the canal and opens the gate. Once the ship has moved through, it closes the gate. When the ship reaches the lower lock, the lower controller drains the canal and opens the gate for the ship to pass out. Similarly, a ship going up requests the lower controller to gain permission, drain the canal, and let the ship pass through its gate.

Design the two cooperating finite state machines for the two controllers and give a state transition diagram for each. If ships are present at both gates, the one going down should be permitted to go first.

There are many possible solutions. Please see example on the next page.
Upper Controller

- IDLE
  - ~Open/~Fill
  - Ho/Going_down
  - Coming_up&~Ho/ok

- FILL2
  - ~Open/Fill
  - ~Full
  - Full
  - OK&~Full
  - OK&Full

- ACK
  - ~Open/~Fill
  - ~OK
  - Hi&~Ho
  - OK&~Full

- ENTER
  - Open/~Fill
  - Full
  - Hi&~Ho

- EXIT
  - Open/~Fill
  - Full
  - Ho&~Hi
  - ~Full

- FILL1
  - ~Open/Fill
  - ~Hi
  - Hi

- WAIT
  - ~Open/~Fill
  - ~Hi
  - ~Hi