Introductions – CS150 Staff

David E. Culler
culler@cs.berkeley.edu
http://www.eecs.berkeley.edu/~culler
627 Soda Hall, 643-7572
Office hours: Tue 3:30-5, Fr 9-11

Allen Lee
leeallen@berkeley.edu

Sarah Bird
slbird@eecs.berkeley.edu

Shah Bawany
shahbawany@gmail.com

Shauki Ellassaad
shauki@eecs.berkeley.edu

Udam Singh Saini
usani08@berkeley.edu
EECS 150 Project in my day

- Row of LEDs
- Bunch of TTL SSI chips
  - TTL cookbook
- Couple of switches for paddle
- Bread board
  - Ground plane would oscillate after wires signal punched through
- Oscilloscope and logic analyzer
My post-EECS150 summer job

CHI-5 16-bit Digital Speech Processor
Digital Design in Your Life...

Your ideas here ...
CaLinx2 – Your EECS150 …
CaLinx II - Class Lab/Project Board

- Video & Audio Ports
- AC '97 Codec & Power Amp
- Video Encoder & Decoder
- Flash Card & Micro-drive Port
- Four 100 Mb Ethernet Ports
- 8 Meg x 32 SDRAM
- Quad Ethernet Transceiver
- Prototype Area
- Seven Segment LED Displays
- Xilinx Virtex 2000E
Wireless network + …

- IEEE 802.15.4 Personal Area Network
- ADC channels
- Simple display
- Serial interface
Fa07 Course Project – i50phone

- Display
- Video Decode
- Audio Codec
- Key input
- SDram
- Ethernet
- Wireless
- Audio Port

Diagram showing the components of an audio codec system.
Outline

• Introductions
• Project Teaser
• Course Content
• Administrivia
  – Enrollment & Attendance
  – Course Structure & Grading
• A Few Basic Principles of Digital Design
• Summary

• Reading: Katz&Boriello, Ch 1
What is EECS150 about?

EE 40

- Devices
- Transistor Physics
- Transfer Function

CS 61C

- Pgm Language
- Asm / Machine Lang
- Instruction Set Arch
- Machine Organization

Deep Digital Design Experience

- Fundamentals of Boolean Logic
- Synchronous Circuits
- Finite State Machines
- Timing & Clocking
- Device Technology & Implications
- Controller Design
- Arithmetic Units
- Bus Design
- Encoding, Framing
- Testing, Debugging
- Hardware Architecture
- HDL, Design Flow (CAD)
Synchronous Digital Hardware Systems

- **Synchronous**: “Clocked” - all changes in the system are controlled by a global clock and happen at the same time (not asynchronous)

- **Digital**: All inputs/outputs and internal values (signals) take on discrete values (not analog).

*Example digital representation: acoustic waveform*

A series of numbers is used to represent the waveform, rather than a voltage or current, as in analog systems.
What makes Digital Systems tick?

What determines the systems performance?
Course Content

- Hardware Architectures
- Arithmetic units, controllers
- Memory elements, logic gates, busses
- Transistor-level circuits
- Transistors, wires

- Not a course on transistor physics and transistor circuits. Although, we will look at these to better understand the primitive elements for digital circuits.

- Not a course on computer architecture or the architecture of other systems. Although we will look at these as examples.
We Will Learn in EECS 150 …

• Language of logic design
  – Logic optimization, state, timing, CAD tools

• Concept of state in digital systems
  – Analogous to variables and program counters in software systems

• Hardware system building
  – Datapath + control = digital systems

• Hardware system design methodology
  – Hardware description languages: *Verilog*
  – Tools to simulate design behavior: output = function (inputs)
  – Logic compilers synthesize hardware blocks of our designs
  – Mapping onto programmable hardware (code generation)

• Contrast with software design
  – Both map specifications to physical devices
  – Both must be flawless …
What is Logic Design?

• What is design?
  – Given problem spec, solve it with available components
  – While meeting quantitative (size, cost, power) and qualitative (beauty, elegance)

• What is logic design?
  – Choose digital logic components to perform specified control, data manipulation, or communication function and their interconnection
  – Which logic components to choose?
    Many implementation technologies (fixed-function components, *programmable devices*, individual transistors on a chip, etc.)
  – Design optimized/transformed to meet design constraints
What is Digital Hardware?

- Devices that sense/control wires carrying digital values (physical quantity interpreted as “0” or “1”)
  - Digital logic: voltage < 0.8v is “0”, > 2.0v is “1”
  - Pair of wires where “0”/“1” distinguished by which has higher voltage (differential)
  - Magnetic orientation signifies “0” or “1”

- Primitive digital hardware devices
  - Logic computation devices (sense and drive)
    » Two wires both “1” - make another be “1” (AND)
    » At least one of two wires “1” - make another be “1” (OR)
    » A wire “1” - then make another be “0” (NOT)
  - Memory devices (store)
    » Store a value
    » Recall a value previously stored
Current State of Digital Design

• Changes in industrial practice
  – Larger designs
  – Shorter time to market
  – Cheaper products

• Scale
  – Pervasive use of computer-aided design tools over hand methods
  – Multiple levels of design representation

• Time
  – Emphasis on abstract design representations
  – Programmable rather than fixed function components
  – Automatic synthesis techniques
  – Importance of sound design methodologies

• Cost
  – Higher levels of integration
  – Use of simulation to debug designs

• Power
  – Critical at the high performance end
  – Critical at the portable end
Moore’s Law – 2x stuff per 1-2 yr
CS 150: Concepts/Skills/Abilities

• Basics of logic design (concepts)
• Sound design methodologies (concepts)
• Modern specification methods (concepts)
• Familiarity with full set of CAD tools (skills)
• Appreciation for differences and similarities (abilities) in hardware and software design
• Hands-on experience with non-trivial design

New ability: perform logic design with computer-aided design tools, validating that design via simulation, and mapping its implementation into programmable logic devices;
Appreciating the advantages/disadvantages hw vs. sw implementation
Traversing Digital Design

EECS150 wks 1-6

EECS150 wks 6-15

EE 40  CS61C
Administrative Issues

• See inst.eecs.berkeley.edu/~cs150 every day
• Lab lectures and discussions in 125 Cory
  – Dis 101 Th 3-4 Cancelled (0 enrolled)
• If you are enrolled OR plan to take the course you must attend your lab section this week.
• If you need to ADD the class, see me after class.
• Lab sections will be held this week.
• No discussion sections this week
• Lab lecture on Friday.
Attendance

- **Attend regular lectures** and ask questions.
  - *No webcast*

- **Attend weekly “lab lecture”** (Friday 2-3).
  - Probably webcast

- **Attend your lab section.** You must stick with the same lab section all semester.
  - We will put together a lab section exchange in a few weeks to help you move to a different section.

- **Attend any discussion section.** You may attend any discussion section that you want regardless of which one you are enrolled in. Attendance is optional, but useful.

- The instructor and TAs hold regular **office hours** (see class webpage). Please take advantage of this opportunity!
Course Materials


- Class notes, homework & lab assignments, solutions, and other documentation will be available on the class webpage:

  [http://inst.eecs.berkeley.edu/~cs150](http://inst.eecs.berkeley.edu/~cs150)
  
  - Check the class webpage and newsgroup often!
  - You are responsible for checking the class webpage at least once every 24 hours.
Course Grading

- Three exams of approximately equal weight
  - Possibly some quizzes
- Weekly homework based on reading and lectures.
  - Out by Th lecture, due Friday 2:00 next week
- Lab exercises for weeks 1-6, followed by project checkpoints and final checkoff.
- Labs and checkpoints due within the first 30 minutes of your next lab session.
Cheating

• Any act that gives you unfair advantage at the expense of another classmate.

• Examples:
  – copying on exams, homework,
  – copying design data,
  – modifying class CAD software,
  – modifying or intentionally damaging lab equipment.

• If you ever have a question about what will be considered cheating, please ask.

• What should the penalty be?
  – Fail the course. Report to student affairs.
  – Fail the assignment / exam / project. (first time) Report.
  – Fail the disputed entity.

• Key is time management. Avoid desperation.
Lecture format

• Outline
• Quick review of key points from previous time
• Main Topic
• Administrative issues & Break
• Additional depth or additional topic
• Summary of key points
Example Digital Systems

- **Computer**
  - Usually design to maximize performance. "Optimized for speed"

- **Calculator**
  - Usually designed to minimize cost. “Optimized for low cost”
  - Of course, low cost comes at the expense of speed.
Example Digital Systems

• Digital Watch

Designed to minimize power.
Single battery must last for years.

- Low power operation comes at the expense of:
  » lower speed
  » higher cost
Basic Design Tradeoffs

- You can usually improve on one at the expense of one or both of the others.
- These tradeoffs exist at every level in the system design - every sub-piece and component.
- Design Specification -
  - Functional Description.
  - Performance, cost, power constraints.
- As a designer you must make the tradeoffs necessary to achieve the function within the constraints.
To design is to represent…

• How is design and engineering different from craftsmanship?

• What is the result of the design process?
Design Representation

- Memory System
  - instructions/data
  - addresses
- Central Processing Unit
  - input/output
- ALU
- register file
- Computer
  - memory system
    - disks
    - main memory
    - controller
    - RAM bank
  - CPU
    - ALU
    - adder
    - multiplier
    - register file
    - latch
    - decoder
Hierarchy in Designs

• Helps control complexity -
  – by hiding details and reducing the total number of things to handle at any time.

• Modularizes the design -
  – divide and conquer
  – simplifies implementation and debugging

• Top-Down Design
  – Starts at the top (root) and works down by successive refinement.

• Bottom-up Design
  – Starts at the leaves & puts pieces together to build up the design.

• Which is better?
  – In practice both are needed & used.
    » Need top-down divide and conquer to handle the complexity.
    » Need bottom-up because in a well designed system, the structure is influence by what primitves are available.
Building Blocks of Digital Logic
Interactive Background Quiz

1. What is the truth table for logic implemented by this circuit?
2. What is the name of this logic gate?
3. What is its symbol?
4. How would you make an inverter out of it?
5. Which is faster, the rise time or the fall time?
Logical Values

- **Threshold**
  - Logical 1 (true): \( V > V_{dd} - V_{th} \)
  - Logical 0 (false): \( V < V_{th} \)

<table>
<thead>
<tr>
<th>in</th>
<th>out</th>
</tr>
</thead>
<tbody>
<tr>
<td>F</td>
<td>T</td>
</tr>
<tr>
<td>T</td>
<td>F</td>
</tr>
</tbody>
</table>

\( \text{not}(\text{out},\text{in}) \)
# Mapping from physical world to binary world

<table>
<thead>
<tr>
<th>Technology</th>
<th>State “0”</th>
<th>State “1”</th>
</tr>
</thead>
<tbody>
<tr>
<td>Relay logic</td>
<td>Circuit Open</td>
<td>Circuit Closed</td>
</tr>
<tr>
<td>CMOS logic</td>
<td>0.0-1.0 volts</td>
<td>2.0-3.0 volts</td>
</tr>
<tr>
<td>Transistor transistor logic (TTL)</td>
<td>0.0-0.8 volts</td>
<td>2.0-5.0 volts</td>
</tr>
<tr>
<td>Fiber Optics</td>
<td>Light off</td>
<td>Light on</td>
</tr>
<tr>
<td>Dynamic RAM</td>
<td>Discharged capacitor</td>
<td>Charged capacitor</td>
</tr>
<tr>
<td>Nonvolatile memory (erasable)</td>
<td>Trapped electrons</td>
<td>No trapped electrons</td>
</tr>
<tr>
<td>Programmable ROM</td>
<td>Fuse blown</td>
<td>Fuse intact</td>
</tr>
<tr>
<td>Bubble memory</td>
<td>No magnetic bubble</td>
<td>Bubble present</td>
</tr>
<tr>
<td>Magnetic disk</td>
<td>No flux reversal</td>
<td>Flux reversal</td>
</tr>
<tr>
<td>Compact disc</td>
<td>No pit</td>
<td>Pit</td>
</tr>
</tbody>
</table>

Sense the logical value, manipulate in a systematic fashion.
Switches: basic element of physical implementations

- Implementing a simple circuit (arrow shows action if wire changes to “1”):

  - close switch (if A is “1” or asserted) and turn on light bulb (Z)
  - open switch (if A is “0” or unasserted) and turn off light bulb (Z)

  $Z \equiv A$
What is this?

- 1-bit Analog to Digital Converter
Boolean Algebra/Logic Circuits

• Why are they called “logic circuits”?  
• Logic: The study of the principles of reasoning.  
• The 19th Century Mathematician, George Boole, developed a math. system (algebra) involving logic, Boolean Algebra.  
• His variables took on TRUE, FALSE  
• Later Claude Shannon (father of information theory) showed (in his Master’s thesis!) how to map Boolean Algebra to digital circuits:

• Primitive functions of Boolean Algebra:

<table>
<thead>
<tr>
<th>a</th>
<th>b</th>
<th>AND</th>
<th>a</th>
<th>b</th>
<th>OR</th>
<th>a</th>
<th>NOT</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

\( \neg \)

\( \lor \)

\( \land \)
Theorem: Any Boolean function that can be expressed as a truth table can be written as an expression in Boolean Algebra using AND, OR, NOT.

How do we convert from one to the other?
Combinational Logic Symbols

- Common combinational logic systems have standard symbols called logic gates

  - Buffer, NOT

  \[
  \begin{align*}
  &A \\ &\rightarrow \\ &Z
  \end{align*}
  \]

  - AND, NAND

  \[
  \begin{align*}
  &A \\ &\rightarrow \\ &B \\ &\rightarrow \\ &Z
  \end{align*}
  \]

  - OR, NOR

  \[
  \begin{align*}
  &A \\ &\rightarrow \\ &B \\ &\rightarrow \\ &Z
  \end{align*}
  \]

Easy to implement with CMOS transistors (the switches we have available and use most)
more Boolean Expressions to Logic Gates

- **NAND**
  
  \[ X \odot Y = X' Y + X Y' \]
  
<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **NOR**
  
  \[ X \oplus Y = X Y + X' Y' \]
  
<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **XOR**
  
  \[ X \oplus Y = X Y' + X' Y \]
  
  \[ X \text{ xor } Y = X Y' + X' Y \]
  
<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</tbody>
</table>

- **XNOR**
  
  \[ X = Y \]
  
  \[ X \text{ xnor } Y = X Y + X' Y' \]
  
  \[ X \text{ and } Y \text{ are the same} \]
  
  \[ ("equality", "coincidence") \]

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>Z</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>
### Possible Logic Functions of Two Variables

- **16 possible functions of 2 input variables:**
  - $2^{2^{2^n}}$ functions of $n$ inputs

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>F</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0 1 0 1 0 1 0 1 0 1 0 1 0 1 1 1</td>
</tr>
</tbody>
</table>

- **X and Y**
- **not X**
- **X or Y**
- **X nor Y**
- **X xor Y**
- **Y**
- **X = Y**
- **not Y**
- **not (X or Y)**
- **not (X and Y)**
- **X nand Y**

### 16 possible functions (F0–F15)
Logic Functions and Boolean Algebra

• Any logic function that can be expressed as a truth table can be written as an expression in Boolean algebra using the operators: ′, +, and •.

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>X • Y</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>X</th>
<th>Y</th>
<th>X′</th>
<th>Y′</th>
<th>X • Y</th>
<th>X′ • Y′</th>
<th>(X • Y) + (X′ • Y′)</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

\[(X \cdot Y) + (X' \cdot Y') \equiv X = Y\]

X, Y are Boolean algebra variables

Boolean expression that is true when the variables X and Y have the same value and false, otherwise
Minimal set of functions

• Implement any logic functions from NOT, NOR, and NAND?
  – For example, implementing \( X \text{ and } Y \) is the same as implementing \( \text{not} (X \text{ nand } Y) \)

• Do it with only NOR or only NAND
  – NOT is just a NAND or a NOR with both inputs tied together
    \[
    \begin{array}{ccc}
    X & Y & X \text{ nor } Y \\
    0 & 0 & 1 \\
    1 & 1 & 0 \\
    \end{array}
    \quad \text{and} \quad
    \begin{array}{ccc}
    X & Y & X \text{ nand } Y \\
    0 & 0 & 1 \\
    1 & 1 & 0 \\
    \end{array}
    \]

  – and NAND and NOR are "duals", i.e., easy to implement one using the other
    \[
    X \text{ nand } Y \equiv \text{not} ( (\text{not } X) \text{ nor } (\text{not } Y) ) \\
    X \text{ nor } Y \equiv \text{not} ( (\text{not } X) \text{ nand } (\text{not } Y) )
    \]
Waveform View of Logic Functions

- Just a sideways truth table
  - But note how edges don't line up exactly
  - It takes time for a gate to switch its output!

change in Y takes time to "propagate" through gates
From Boolean Expressions to Logic Gates

• More than one way to map expressions to gates

  \[ Z = A' \cdot B' \cdot (C + D) = (A' \cdot (B' \cdot (C + D))) \]

- e.g., \[ Z = A' \cdot B' \cdot (C + D) = (A' \cdot (B' \cdot (C + D))) \]

- use of 3-input gate

\[ T2 \]

\[ T1 \]
Combinational vs. Sequential Digital Circuits

• Simple model of a digital system is a unit with inputs and outputs:

  ![Diagram of a system with inputs and outputs](image)

  - inputs → system → outputs

• Combinational means "memory-less"
  – Digital circuit is combinational if its output values only depend on its inputs
Sequential Logic

• Sequential systems
  – Exhibit behaviors (output values) that depend on current as well as previous inputs

• Time response of real circuits are sequential
  – Outputs do not change instantaneously after an input change
  – Why not, and why is it then sequential?

• Fundamental abstraction of digital design is to reason (mostly) about steady-state behaviors
  – Examine outputs only after sufficient time has elapsed for the system to make its required changes and settle down
Synchronous sequential digital systems

- Combinational circuit outputs depend *only* on current inputs
  - After sufficient time has elapsed

- Sequential circuits have *memory*
  - Even after waiting for transient activity to finish

- Steady-state abstraction: most designers use it when constructing sequential circuits:
  - Memory of system is its state
  - Changes in system state only allowed at specific times controlled by an external periodic signal (the *clock*)
  - Clock period is elapsed time between state changes sufficiently long so that system reaches steady-state before next state change at end of period
Recall: What makes Digital Systems tick?

- Combinational Logic
- clk
- time
D-type edge-triggered flip-flop

- The edge of the clock is used to sample the "D" input & send it to "Q" (positive edge triggering).
  - At all other times the output Q is independent of the input D (just stores previously sampled value).
  - The input must be stable for a short time before the clock edge.
Summary: Digital Design

Given a functional description and performance, cost, & power constraints, come up with an implementation using a set of primitives.

- How do we learn how to do this?
  1. Learn about the primitives and how to generate them.
  2. Learn about design representation.
  3. Learn formal methods to optimally manipulate the representations.
  4. Look at design examples.
  5. Use trial and error - CAD tools and prototyping.

- Digital design is in some ways more an art than a science. The creative spirit is critical in combining primitive elements & other components in new ways to achieve a desired function.

- However, unlike art, we have objective measures of a design: performance cost power