






1. 3-Port register





FPGA: 1 CLB = 4 slices = 8 blocks (each block has 4-input LUT and a FF)

Reg file

$$64 \times 32 \times \frac{1 \text{ CLB}}{8 \text{ FF}} = 256 \text{ CLB's}$$

Three 6 to 64 decoders

$$3 \times 64 \times \frac{1 \text{ CLB}}{4 \text{ 7-input AND}} = 48 \text{ CLB's}$$

64 x 2 tristates

$$64 \times 2 \times \frac{1 \text{ CLB}}{8 \text{ tristate}} = 16 \text{ CLB's}$$

320 CLB's

$$\Rightarrow \frac{320 \text{ CLB's}}{\text{total } 9600 \text{ CLB's}} = \underline{\underline{3.3\%}}$$

CMOS:

Reg file

$$64 \times 32 \times \frac{8 \text{ gates}}{\text{DFF with enable}} = 16384 \text{ gates}$$

Three 6 to 64 decoders:

$$3 \times 64 \times \frac{3 \text{ gates}}{7 \text{ input AND}} = 576 \text{ gates}$$

64 x 2 tristate

$$64 \times 2 = 128 \text{ gates}$$



17088 gates

$$\Rightarrow \frac{17088}{10^6} = \underline{\underline{0.017 \text{ m}^2}}$$



2. 32-bit ALU

Control


S_0	S_1	S_2	Operation	bit-operation	C_{in}
0	0	0	A NAND B	$ia = \overline{ab}$ $b=0$	0
0	0	1	A AND B	$ia = ab$ $b=0$	0
0	1	0	A OR B	$ia = a+b$ $b=0$	0
0	1	1	Not A	$ia = \overline{a}$ $b=0$	0
1	0	0	A + B	$ia = a$ $ib = b$	0
1	0	1	A - B	$ia = a$ $ib = \overline{b}$	1
1	1	0	B - A	$ia = \overline{a}$ $ib = b$	1
1	1	1	A/2	separate operation	X



Please refer to textbook for 32-bit adder



5.



FSM

