





Problem 1:


Practice Exam Solutions




②

Problem 2° Need to find $V_{out}(0)$.

$t < 0^{\circ}$: After a long time, Capacitor is open circuit




Since OA thru
1kΩ resistor
(open circuit),
Voltage division
of 5V over 2K



+ 3K resistors
(they have same current):

$$\text{By KVL, } V_{out}(0) = 3V.$$

$t \geq 0$ until $t = 8\mu s$:



Everything in series.

Total resistance: $8k\Omega$.

Total capacitance: 500pF .

$$RC = 4\mu s.$$


$$V_{out}(0) = 3V$$

$$V_{out,f} = 1.5V \quad (\text{must give } \frac{1}{2} \text{ its charge to other capacitor})$$

$$V_{out}(t) = 1.5 + (3-1.5)e^{-t/4\mu s}$$

$t \geq 8\mu s$:

(3)



$$V_{out}(8\mu s) = 1.5 + (3 - 1.5) e^{-\frac{8\mu s}{4\mu s}} \\ = 1.70 \text{ V}$$

$$C = 1 \text{ nF}$$

Req: kill source
to see that

$$3k\Omega + 2k\Omega \text{ in parallel,} \\ \text{Combo is } \left(\frac{1}{3k} + \frac{1}{2k}\right)^{-1} = 1.2k$$

This is series with 1k gives

$$\text{Req} = 2.2 \text{ k}\Omega$$

$$V_{out_f} = 3 \text{ V} \text{ by same analysis as } V_{out}(0)$$

$$V_{out}(t) = 3 \text{ V} + (1.7 - 3) e^{\frac{-(t-8\mu s)}{2.2\mu s}}$$


Overall,

$$V_{out}(t) = \begin{cases} 1.5 + 1.5 e^{\frac{-t}{4\mu s}} \text{ V} & 0 \leq t \leq 8\mu s \\ 3 - 1.3 e^{\frac{-(t-8\mu s)}{2.2\mu s}} & 8\mu s \leq t \end{cases}$$

(4)

Problem 3:

For $t \geq 0$, until $t = 3s$,




$$I = C \frac{dV}{dt}$$

$$1mA = 500\mu F \frac{dV_{out}}{dt}$$

$$V_{out}(t) = \int_0^t \frac{1mA}{500\mu F} dt' + V_{out}(0)$$

$$= \frac{1mA}{500\mu F} t + 1V = 2t + 1 \text{ V}$$

For $t \geq 3s$,



$$V_{out}(t) = \int_{3s}^t 0 dt' + V_{out}(3s)$$


$$= V_{out}(3s)$$

$$= 7 \text{ V}$$

$$V_{out}(t) = \begin{cases} 2t + 1 \text{ V} & 0 \leq t \leq 3 \text{ s} \\ 7 \text{ V} & 3 \text{ s} \leq t \end{cases}$$

(5)

Problem 4:



$$\frac{W}{L} \mu_p C_{ox} = 2 \text{ mA/V}^2$$

$$\lambda_p = 0$$

$$V_{TH(p)} = -1 \text{ V}$$

Find V_{out} .

By voltage division (since no current into gate)

20kΩ resistor has 4V as shown.

By KVL, $V_{GS} = -4 \text{ V}$ $V_{GS} < V_{TH} \Rightarrow$ not cutoff

Guess saturation (although the bigger V_{GS} is, the more likely we are in triode mode!)

$$I_D = 2 \text{ mA/V}^2 \cdot 1k \cdot (-4 \text{ V} - -1 \text{ V})^2 = 9 \text{ mA}$$

Can combine parallel 1k resistors to one 500Ω resistor.

$$\text{KVL: } 500\Omega \cdot I_D + V_{DS} + 5V = 0 \quad \therefore V_{DS} = -0.5 \text{ V}$$

$V_{DS} \neq V_{GS} - V_{TH}$ So must be triode mode.

(6)

Problem 4 Cont.

$$I_D = -2mA/\sqrt{2} \left(-4V - -1V - \frac{V_{DS}}{2} \right) V_{DS}$$

From KVL, $I_D = -\frac{5 + V_{DS}}{500}$

Substitute & solve ...

$$V_{DS} = \{-6.45, -1.55\}$$

-6.45 V impossible since then $V_{DS} \nless V_{GS} - V_{TH}$

(and also, associated I_D would be positive \Rightarrow can't for PMOS)


So $V_{DS} = -1.55$, satisfies $V_{DS} > V_{GS} - V_{TH}$.

$$V_{OUT} = -500 I_D \quad (\text{see diagram})$$

$$V_{OUT} = -500 \left(-\frac{5 + V_{DS}}{500} \right) = \underline{\underline{3.45V}}$$

(7)

Problem 5



$$V_F = 0.7V$$

Use large-signal model for diode.

$$+ V_{OUT} -$$

By KVL,

$$-1V + V_D + 2V - V_{OUT} = 0$$

By Ohm's law,

$$V_{OUT} = -R I_D$$

$$V_D = -R I_D - 1V$$

If forward bias, $V_D = 0.7V$ and $I_D > 0$.

If reverse bias, $V_D < 0.7V$ and $I_D = 0$.
One of these works in above equation.

If forward bias,


$$0.7 = -R I_D - 1V \quad \text{Since } R > 0 \text{ & } I_D > 0, \text{ impossible.}$$

If reverse bias,

$$V_D = -1V \quad \text{possible under reverse bias,}$$

$$V_{OUT} = -R I_D = -R \cdot 0A = 0V$$

8

Problem 6:

$$V_{GS} = 2V$$

$$V_{GS} > V_{TH} \Rightarrow \text{not cutoff}$$

Guess saturation.

$$I_D = 1mA / N^2 \cdot (2V - 1V)^2 = 1mA \quad (\text{not a joke})$$

Diode forward or reverse biased?

If forward, then V_{out} would be at least 5.5V.


This would make current flow up the 1k resistor.

Since current can't flow up the diode,
current would have to flow up transistor,
making I_D negative. Not possible for NMOS.

Guess reverse bias.

Now no current thru
diode branch. By KCL,

I_D flows thru 1k resistor.



$$\text{KVL: } -V_{DS} - 1k\Omega \cdot 1mA + 5V = 0$$

$$V_{DS} = 4.5V \quad V_{DS} > V_{GS} - V_{TH}$$

Saturation is correct mode. $V_{out} = V_{DS} = 4.5V$