


# Lecture #9: Active-Matrix LCDs

## OUTLINE

- **Introduction**
  - ◆ Active-matrix switching elements
  - ◆ TFT performance requirements
  - ◆ Active matrix processing constraints
- **Amorphous silicon (a-Si) TFT technology**
  - ◆ TFT fabrication process
  - ◆ Development trends and future requirements
- **Polycrystalline silicon (poly-Si) TFT technology**
  - ◆ TFT fabrication process
  - ◆ Development trends and future requirements
- **Summary**


# Components of a TFT-AMLCD



Adapted from E. Kaneko, "Liquid Crystal TV Displays," KTK Scientific (1987)

# Switching Elements for Active Matrices

Diodes  $\left\{ \begin{array}{l} \text{Metal-Insulator-Metal (MIM)} \\ \text{Amorphous Si} \end{array} \right.$




Transistors  $\left\{ \begin{array}{l} \text{MOSFET} \\ \text{Thin-Film Transistor (TFT)} \end{array} \right.$


TFT  $\left\{ \begin{array}{l} \text{CdSe} \\ \text{Amorphous Si} \\ \text{Polycrystalline Si} \\ \text{Single-crystal Si} \end{array} \right.$

- CdSe TFT (T. P. Brody *et al.*, 1973) - first
- MIM
  - ☺ simpler fabrication process -> lower cost
  - ☺ excellent electrical properties, uniformity
  - ☹ parasitic capacitance -> capacitive voltage divider effect
  - ☹ asymmetrical current characteristic -> image retention problem
- a-Si TFT (P. G. LeComber *et al.*, late 1970's) - primarily used in AMLCDs today
  - ☺ stability advantage compared to CdSe
  - ☺ cost advantage compared to poly-Si, X-Si


## Two-Terminal Devices for AMLCDs



MIM






a-Si pin




D<sup>2</sup>R

- Simpler fabrication (MIM : 3 mask process)
- No cross-overs
- Uniformity of diode characteristics
- No storage capacitors
- Patterning of backplane ITO required


## What is Amorphous Silicon?

	<b>c-Si</b>	<b>p-Si</b>	<b>a-Si</b>
			
<b>Mobility</b> (Speed/Current)	<b>500</b>	<b>50</b>	<b>0.5</b>
<b>Process Temp</b>	<b>&gt; 900C</b>	<b>600-900C</b>	<b>250-350C</b>
<b>Substrate</b>	<b>Single Crystal Si</b> <b>4" - 8"</b>	<b>Quartz/Glass</b> <b>4" - 8"</b>	<b>Glass</b> <b>14" x 18"...</b>

# TFT Active Matrix Operation



# Pixel TFT Performance Requirements



- Ability to deliver +/- 5 Volts to pixel

->  $V_{DS} = 10 \text{ V}$

$V_{GS} = 20 \text{ to } 30 \text{ V}$

- Performance (gray-scale AMLCDs):

$\Delta V_{\text{pixel}} = 20 \text{ mV}$  (frame time  $\tau = 16 \text{ ms}$ )

$$I_{\text{leakage}} < \frac{C_{\text{pixel}} \Delta V_{\text{pixel}}}{\tau}$$

	VGA	EWS
charge (line time)	32 $\mu\text{s}$	13 $\mu\text{s}$
pixel capacitance	1 pF	0.5 pF
drive current	$\sim 1 \mu\text{A}$	$\sim 1 \mu\text{A}$
leakage current	$< 1 \text{ pA}$	$< 0.5 \text{ pA}$


## Substrate Comparison: Glass vs. Si

<u>PROPERTY:</u>	<u>GLASS* SHEET</u>	<u>SILICON WAFER</u>
OPTICAL	transparent	opaque
ELECTRICAL CONDUCTIVITY	insulator	semiconductor
THERMAL CONDUCTIVITY	< 0.001 W/cm/K	1.5 W/cm/K
MAXIMUM TEMPERATURE	~500°C	1100°C

\* non-alkali borosilicate or aluminosilicate glass



# Amorphous-Si Thin-Film Transistor



# A-Si TFT Fabrication Process (I)

Gate metal deposition (RF sputter)

Gate mask

Gate metal etch (wet)

“NSN” deposition (PECVD)

- gate nitride deposition

gases:  $\text{NH}_3$ ,  $\text{SiH}_4$  ( $\text{N}_2$  or He dilution)

temperature:  $300\text{-}350^\circ\text{C}$

thickness:  $\sim 300\text{ nm}$

rate:  $\sim 120\text{ nm/min}$  for in-line system

$\sim 200\text{ nm/min}$  for cluster tool

- a-Si:H deposition

gases:  $\text{SiH}_4$ ,  $\text{H}_2$

temperature:  $250\text{-}300^\circ\text{C}$

thickness:  $50\text{ nm}$

rate:  $\sim 25\text{ nm/min}$  for in-line system


$\sim 100\text{ nm/min}$  for cluster tool

- top nitride deposition

gases:  $\text{NH}_3$ ,  $\text{SiH}_4$ , ( $\text{N}_2$  or He dilution)

temperature:  $250^\circ\text{C}$


thickness:  $\sim 150\text{ nm}$




# PECVD Systems for Large-Area Substrates (I)

## IN-LINE SYSTEM:

- historical -- solar battery a-Si deposition (Japan)
- low throughput (< 10 plates/hour)
- slow  $\text{CF}_4 + \text{O}_2$  in-situ dry cleaning
- large clean-room footprint



*Deposition chamber cutaway schematic*




Anelva Corp.

## PECVD Systems for Large-Area Substrates (II)

### CLUSTER TOOL (e.g. AKT-1600):

- single-substrate processing units (reduced thermal mass)
- designed for higher throughput (30 plates/hour) and easier maintenance
- fast  $\text{NF}_3$ -based in-situ dry cleaning
- can be installed through-the-wall (bulkheaded)



## PECVD Systems for Large-Area Substrates (III)

### PROCESS ISSUES:

- **Deposition uniformity**
  - **presently sufficient** (better than +/- 7%)
- **Throughput**
  - Major challenge** (need > 60 plates/hour)
  - > **increase film-deposition rates**
  - > **improve robot handling speed**
- **Yield loss:**
  - particles** --> improvements in gas-flow, in-situ cleaning
  - electrostatic discharge** --> improvements in design
  - breakage** --> improvements in robot handling

# Large-Area Processing

## PHOTOLITHOGRAPHY:

- **Stepper exposure systems**
  - ~10 cm diameter field
  - < 1  $\mu\text{m}$  stitching accuracy
  - ~2  $\mu\text{m}$  resolution
  - > 60 plates/hour throughput
- **Integrated “track” systems for coating, baking, and developing photoresist**
- **Defect control is key to higher yields**

## SPUTTER DEPOSITION (for metals, ITO):

- **In-line systems are most widely used**
- **New cluster tools allow floorspace reduction, greater process flexibility**
- **Improved heating uniformity is required, especially for achieving uniformly low ITO resistivity**

## A-Si TFT Fabrication Process (II)

**Backside flood exposure**

**Top nitride etch (wet)**

**n+ a-Si:H deposition (PECVD)**

gases:  $\text{SiH}_4$ ,  $\text{PH}_3$ ,  $\text{H}_2$

temperature:  $< 250^\circ\text{C}$

thickness: 100 nm

rate: ~25 nm/min for in-line system

~200 nm/min for cluster tool


**n+ mask**

**a-Si etch (RIE)**


gases:  $\text{SF}_6$ ,  $\text{CFCl}_3$

pressure: 100 mT

rate: 100 nm/min



Schematic cross-sectional view of a-Si TFT structure after top nitride etch



Schematic cross-sectional view of a-Si TFT structure after n+ etch

## A-Si TFT Fabrication Process (III)

S/D metal deposition (RF sputter)

Top metal mask

Top metal etch (wet)

“slot” mask

Top metal etch (wet)

n+ etch (RIE)

gases:  $\text{SF}_6$ ,  $\text{CFCl}_3$

pressure: 100 mT

rate: 100 nm/min

Passivation  $\text{SiO}_x\text{N}_y$  deposition (PECVD)


gases:  $\text{SiH}_4$ ,  $\text{NH}_3$ ,  $\text{N}_2\text{O}$ , He

temperature:  $< 200^\circ\text{C}$

thickness:  $\sim 600$  nm

rate:  $\sim 120$  nm/min for in-line system

$\sim 200$  nm/min for cluster tool






# Plasma Etch Issues for Large-Area Substrates

Parallel-plate RIE tools are used to etch Si and SiN<sub>x</sub> films (e.g. TEL cluster tool)

## MAJOR CHALLENGES:

- **Improvement of throughput/etch-rate** (typically 15 plates/hour)  
--> new high-density-plasma etch tools
- **Improvement of uniformity** (typically +/- 20%)
- **Cooling of substrate**  
(no mechanical clamping, due to substrate bowing issues)



Note: Without cooling, 0.5 W/cm<sup>2</sup> --> burned photoresist

--> electrostatic clamping (e.g. Lam Research Corp.)


- **Development of etch processes for SiO<sub>2</sub> and metal films**  
e.g. AKT cluster RIE tool for etching Al (Cl<sub>2</sub> chemistry)  
(Note: Conventional RIE SiO<sub>2</sub> etch process would require > 10 kW)

## NON-CONCERNS:

- **plasma damage** (thick dielectrics, insulating substrate)
- **anisotropy of etch** (large feature sizes, thin films)

Source: W. Yao, dpiX, a Xerox company

## Future A-Si Technology Requirements/Trends



- **Process simplification (reduced number of photomasks)**
- **TFT performance improvement**
- **Self-aligned doping process** (ion shower doping)
- **Low sheet-resistivity gate line process** (Al, Cu)
- **Improved gate-nitride step coverage:**
  - development of gate-metal RIE process for better taper control
  - development of lower-stress nitride (maintain low trap density)
- **Dual layer SiO<sub>2</sub>/SiN<sub>x</sub> gate dielectric for:**
  - lower defect density (improved yield)
  - higher process throughput (e.g. APCVD SiO<sub>2</sub> deposition: SiH<sub>4</sub> & O<sub>2</sub>; 430°C; ~1 μm/min)


# Self-Aligned a-Si TFT Structure

## Goals :



- reduce gate / source overlap
- reduce overlap variation
- reduce TFT size

## Challenges:

- ion doping
- light shielding




## TFT Feedthrough Issue



$$\Delta V_{\text{FT}} = \Delta V_{\text{g}} \cdot C_{\text{GS}} / (C_{\text{LC}} + C_{\text{S}} + C_{\text{GS}})$$

- TFT feedthrough due to TFT gate to source capacitance
- Adjust backplane voltage to zero net liquid crystal voltage
- Requires TFT feedthrough to be uniform across display


# Ion Doping Systems for Large-Area Substrates



I. Nakamoto et al. (Ishikawajima-Harima Heavy Industries Co., Ltd.), February 1997


- Ion source with 5%  $\text{PH}_3$  or  $\text{B}_2\text{H}_6$  in  $\text{H}_2$   
-->  $\text{H}^+$ ,  $\text{H}_2^+$ ,  $\text{H}_3^+$ ,  $\text{PH}_x^+$  or  $\text{BH}_x^+$ , etc.
- Extraction electrodes (grids)  
20  $\mu\text{A}/\text{cm}^2$  at 100 keV (-->  $1 \times 10^{16} \text{ cm}^{-2}$  in 80s); 100  $\mu\text{A}/\text{cm}^2$  at 30 keV  
=> Substantial heating of substrate (> 200°C)
- ◆ Magnetic filter for mass separation under development

# TFT Technology Comparison



## AMORPHOUS SILICON

- low TFT mobility ( $<1 \text{ cm}^2/\text{Vs}$ )  
-> separate LSI drivers needed
- low-temperature ( $<350^\circ\text{C}$ ) process  
-> glass substrates



## POLYCRYSTALLINE SILICON

- higher TFT mobility ( $\mu_n, \mu_p > 30 \text{ cm}^2/\text{Vs}$ )  
-> smaller pixel TFTs (higher aperture ratio)  
-> integration of driver circuitry
  - ◆ fewer external connections  
-> improved reliability
  - ◆ reduced system cost
- high-temperature ( $>450^\circ\text{C}$ ) process  
-> high strain-point glass or quartz substrates

# Integrated Drivers for AMLCDs

## Why?

- Limitations of packaging technologies
- Compact packaging
- Cost savings for small, high-resolution displays
- Custom drivers

## Applications:

- Viewfinder displays
- Head-mounted displays
- Projection displays

## Materials used:

- Polycrystalline silicon
- Crystalline silicon (transparent or Si substrates)

## Production of Poly-Si TFT-AMLCDs

### ANNOUNCED LARGE-AREA POLY-SI TFT-AMLCD FABS

(2"- to 6"-diagonal displays)

Sony and Sanyo:	1996 (300 x 400 mm)
Sharp:	1997 (400 x 500 mm)
Fujitsu, Matsushita:	1997
LG Electronics:	1997
Samsung:	1997
DTI:	1997 (12"-diagonal displays)
NEC:	1998
Hitachi:	1998

Source: *The DisplaySearch Monitor*, June 13, 1996, DisplaySearch, Austin, TX

### INITIAL APPLICATIONS:

(high-pixel-density displays)

- digital video camcorders
- digital still cameras



## Production of Poly-Si TFT-AMLCDs (II)

**First commercial product incorporating low-temp. poly-Si TFT-AMLCD:**

JVC's DVM-1 digital video camera

2.5"-D display (Sony):

- 800 x 225 pixels
- 8-bit gray scale
- 56% aperture ratio
- integrated driver electronics

**Future markets:**

- small and medium-sized direct view displays
- LCD panels for front and rear projectors
- notebook PC displays
- LCD monitors

**Most of TFT-AMLCD fab capital spending in 1998 was dedicated to adding poly-Si AMLCD production capacity\***

- ◆ ~10X capacity growth rate as compared with a-Si AMLCD production, in 1998 & 1999

\*Source: *The DisplaySearch Monitor*, March 23, 1998, DisplaySearch, Austin, TX

## TFT Requirements for Integrated Drivers

- **CMOS** (reduced power consumption)
- **High-frequency operation**
  - high mobilities ( $> 30 \text{ cm}^2/\text{Vs}$ )
  - low  $V_{\text{th}}$  ( $< 3 \text{ V}$ )
  - low source/drain series resistances ( $< 1 \text{ k}\Omega/\square$ )
- **High hot-carrier immunity**
  - lightly doped drain structure (NMOS)

## AMLCD Substrate Materials


MATERIAL	MAXIMUM TEMPERATURE
Silicon	1100°C
Glass*	~600°C
<b>Plastic:</b> Polyimide	250°C
Polyethersulfone	200°C
Polyester	100°C

\* non-alkali borosilicate or aluminosilicate glass


### PLASTIC SUBSTRATES:

- lightweight, rugged displays
- ultra-low TFT processing temperatures
- reliability issues
  - > poly-Si TFT technology advantageous

# Polycrystalline-Si Thin-Film Transistor



SCHEMATIC CROSS-SECTIONAL VIEW  
(top-gate coplanar structure)



# Poly-Si TFT Architecture Considerations

	TOP GATE	BOTTOM GATE
STRUCTURE		
ADVANTAGES	<ul style="list-style-type: none"> <li>◆ Good device performance</li> <li>◆ Fully self-aligned (lowest <math>C_{GS}</math>)</li> <li>◆ Easier to scale</li> </ul>	<ul style="list-style-type: none"> <li>◆ High a-Si technology compatibility</li> <li>◆ Self-aligned structure (low <math>C_{GS}</math>)</li> <li>◆ Simpler process integration</li> </ul>
DISADVANTAGES	<ul style="list-style-type: none"> <li>◆ Poorer control of channel interface</li> </ul>	<ul style="list-style-type: none"> <li>◆ Poorer device performance</li> </ul>

# Poly-Si TFT Fabrication Process (I)

## Buffer-layer SiO<sub>2</sub> deposition (LPCVD, APCVD or PECVD)

gases: SiH<sub>4</sub> or TEOS, O<sub>2</sub>  
temperature: 300-400°C  
thickness: ~500 nm

## Active Si layer deposition (LPCVD or PECVD)

gases: SiH<sub>4</sub> or Si<sub>2</sub>H<sub>6</sub>  
temperature: 350-550°C  
thickness: 50-100 nm


## Si crystallization

- Furnace (500-600°C)
- Rapid thermal annealer
- Laser

## Island mask

## Poly-Si island etch (RIE)

SF<sub>6</sub> chemistry  
rate: ~200 nm/min



# Poly-Si TFT Channel-Layer Deposition

## COMPARISON OF a-Si DEPOSITION TECHNIQUES

	LPCVD (~450°C)	PECVD (<350°C)	PVD (<100°C)
Hydrogen content (atomic %)	< 1	> 10	< 1
Thickness uniformity (+/- %)	5	> 5	< 5

- **PECVD & PVD techniques compatible with plastic substrates**
- **PVD films comparable to LPCVD films, for TFT performance**
  - trace metallic contamination may be an issue  
(Y.-J. Tung *et al.*, presented at the 56th Annual Device Research Conference)
- **PECVD films have high H content**
  - extra dehydrogenation step required
  - poorer TFT performance
- **Thickness uniformity is an issue for PECVD films**

# Crystallization of Amorphous Silicon Thin Films

## COMPARISON OF CRYSTALLIZATION TECHNIQUES


	Furnace	RTP	Laser
Substrate Temperature	> 500°C	> 700°C	R.T.
Throughput (plates/hr)	15	> 60	20
Uniformity	good	good	fair

- **Only laser annealing compatible with plastic substrates**  
Buffer layer protects substrate; surface temperature is above softening point for <100 ms (P. G. Carey *et al.*, 1997 IDRC)
- **Challenges:**
  - poor uniformity --> poor TFT performance
  - low throughput --> bottleneck in TFT process




# Large-Area Rapid Thermal Annealer

- Xe arc lamp system -- light focused to 15 mm width
- Substrate scanned under the beam
- **Typical crystallization process** (for 100 nm-thick LPCVD a-Si):  
~550°C preheat, ~1 s residence time, >700°C peak temperature
- **High throughput** (> 60 plates/hr), **good uniformity** -- but **warpage is an issue**
- Equipment supplier: Intevac, Inc.




Intevac Rapid Thermal Annealing System



# Large-Area Laser Annealing Systems


- **Fast pulsed** (~40 ns) **XeCl** (308 nm) **excimer laser beam**
- **Small beam spot** (100 mm<sup>2</sup>) **raster-scanned across substrate** (at up to 200 mm/s)
- **Typical crystallization process** (for 100 nm-thick LPCVD a-Si):  
~400 mJ/cm<sup>2</sup>, 300 Hz, 90% overlap (in fast-scan direction)
- ◆ **Uniformity is an issue -- tradeoff with process throughput**  
- can be improved with substrate heating, increased beam overlap
- Equipment suppliers: Lambda Physik, XMR, SOPRA



XMR's ELA system

# Laser Crystallization of a-Si Films

Poly-Si grain size dependence on laser energy density:




- surface roughness also increases with grain size

J. Im *et al.*, *Appl. Phys. Lett.*, **63**, 1969 (1993)

- Peak location dependent on film thickness
- Direct correlation between grain size, TFT performance
- Narrow process window (large-grained films)

# Laser Crystallization Issues

- **Stability of high-power laser systems**
  - **pulse-to-pulse variations in beam energy**  
~15% variation; 1.7% std. dev. (K. Yoneda, 1997 IDRC)
- **Beam homogeneity** (+/- 2% required for mass production)
  - critical for achieving uniformly crystalline film




**Process uniformity can be improved by:**

- ◆ heating substrate and/or
  - ◆ increasing beam overlap
- > trade-off with process throughput**

## Laser Crystallization Issues (continued)

Poly-Si grain size dependence on Si film thickness:



K. Yoneda, 1997 IDRC

- Thickness uniformity must be better than  $\pm 5\%$
- Smaller grains are obtained with patterned bottom gate (heat sink effect)

## Poly-Si TFT Fabrication Process (II)

### Gate SiO<sub>2</sub> deposition (LPCVD or PECVD)

gases: SiH<sub>4</sub> or TEOS, O<sub>2</sub>

temperature: ~400°C

thickness: 100 nm

### Gate SiO<sub>2</sub> anneal (600°C)

### Gate Si deposition (LPCVD or PECVD)

gas: SiH<sub>4</sub> or Si<sub>2</sub>H<sub>6</sub>

temperature: 350-550°C

thickness: ~350 nm

### Gate mask


### Poly-Si gate etch (RIE)

SF<sub>6</sub> chemistry

rate: ~200 nm/min

n+ mask; phosphorus implant

p+ mask; boron implant



# SiO<sub>2</sub> Deposition

## COMPARISON OF METHODS FOR LARGE-AREA SUBSTRATES

	LPCVD 400°C	APCVD 300-500°C	PECVD 300-500°C	ECR R.T. to 400°C
Film quality	excellent	good	excellent	excellent
Step coverage	excellent	excellent	fair	poor
Thickness uniformity (+/- %)	> 10	2	5	< 5
Throughput (100 nm) (plates/hr)	10	60	30	10

## SiO<sub>2</sub> Deposition (II)

### COMPARISON OF LOW-TEMP. OXIDE DEPOSITION TECHNIQUES

	PECVD 100°C	ECR 100°C	PVD R.T.
Film quality	good	excellent	good
Step coverage	fair	poor	poor
Thickness uniformity (+/- %)	5	< 5	< 5

- **Requirements for gate oxide:** (H. J. Kim, 1997 IDRC)
  - $D_{it} < 5 \times 10^{10} \text{ cm}^{-2}$
  - $\epsilon_{bd} > 8 \text{ MV/cm}$
  - $\Delta V_{th} \text{ (BTS)} < 0.1 \text{ V}$
- **Several techniques are compatible with plastic substrates**
- **Oxygen plasma treatment can improve Si/SiO<sub>2</sub> interface quality**



## Source/Drain Doping for Poly-Si TFTs

### DOPING REQUIREMENTS:

- **Implant dose:  $1 - 5 \times 10^{15} \text{ cm}^{-2}$  P<sup>+</sup> or B<sup>+</sup>**  
( $\rho_s < 1 \text{ k}\Omega/\text{square}$ )
- **Implant energy: 10 - 100 keV**
- **Uniformity: better than 10%**
- **Minimal damage**
- **Minimal introduction of contaminants**
- **High throughput**
  - > **Ion shower doping**
    - ◆ throughput limited by:
      - substrate heating and charging
      - robotic handling
    - ◆ proton co-implantation --> low  $\rho_s$
    - ◆ post-implant annealing --> lower  $\rho_s$

# Poly-Si TFT Fabrication Process (III)

## Passivation SiO<sub>2</sub> deposition (LPCVD or PECVD)

gases: SiH<sub>4</sub> or TEOS, O<sub>2</sub>

temperature: ~400°C

thickness: 700 nm

## Dopant-activation anneal

- Furnace (550-600°C)
- Rapid thermal annealer (~700°C)
- Laser (~200 mJ/cm<sup>2</sup>)

## Hydrogenation (plasma)

300-350°C


## Contact mask

## Contact etch (wet)


## Metal deposition (RF sputter)

## Metal mask

## Metal etch (wet)




# Defect Passivation in Poly-Si TFTs



## PLASMA HYDROGENATION:

- Conventional diode reactor
- Substrate heated to  $\sim 350^\circ\text{C}$ , immersed in hydrogen plasma
- ◆ Process time: many hours



N-CHANNEL TFT * PERFORMANCE	$\mu_{\text{eff}}$ ( $\text{cm}^2/\text{Vs}$ )	$V_{\text{TH}}$ (V)	$I_{\text{min}}$ (pA)	$S_{\text{th}}$ (V/dec)
BEFORE HYDROGENATION	5	14	150	2.1
AFTER HYDROGENATION	40	2	1	0.55

\* W = 50  $\mu\text{m}$ ; L = 20  $\mu\text{m}$

# Effect of Hydrogenation on Device Uniformity




Fig. 5. Leakage current of p-Si TFTs vs. hydrogenation time for various laser crystallization treatments and SPC.

I-W. Wu, AM-LCD '95

- Hydrogenation necessary for uniform TFT performance

# Alternative Hydrogenation Methods

- ◆ **HIGH-DENSITY PLASMA (ECR, ICP, or Helicon)**
  - heated substrate
  - H<sub>2</sub> plasma exposure: ion densities > 10<sup>11</sup> cm<sup>-3</sup>
- ◆ **SOLID-SOURCE DIFFUSION**
  - PECVD Si<sub>x</sub>N<sub>y</sub> deposition (~150 nm, compressive)
  - Thermal anneal: 450°C, 10 minutes
- ◆ **H<sup>+</sup> ION IMPLANTATION + ANNEAL**
  - Dose: ~1 x 10<sup>16</sup> cm<sup>-2</sup>
  - Energy: > 100 keV
  - Thermal anneal: 250-400°C, 10-60 minutes

## COMPARISON OF HYDROGENATION METHODS

	plasma exposure	solid-source diffusion	ion implantation
TFT performance	excellent	good	good
TFT reliability	good*	good	poor
Process uniformity	good	good	poor
Process throughput	low	high	medium
Equipment cost	moderate	moderate	high

\* conventional RF, or ICP or Helicon plasma source

# Effects of Device and Process Architectures

## HYDROGENATION PROCESS THROUGHPUT CAN BE IMPROVED BY:

- Reducing TFT channel length (4X improvement)
- Adopting bottom-gate TFT architecture (10X improvement)
- Performing hydrogenation earlier in process  
-requires low-temperature source/drain formation process

## HYDROGENATION STEP CAN BE ELIMINATED FOR

- High-quality (low-defect-density) poly-Si films  
*e.g.* films obtained by metal-induced lateral crystallization  
(S.-W. Lee *et al.*, *IEEE Electron Device Letters*, **17**, p.160, 1996)
- Single-crystalline Si films  
*e.g.* films obtained by sequential lateral solidification  
(J. S. Im *et al.*, *Applied Physics Letters*, **70**, p. 3434, 1997)

## **Ultra-Low-Temp. Poly-Si TFT Technology Issues**

**High temperatures ( $>250^{\circ}\text{C}$ ) required for hydrogenation  
- cannot be used in ultra-low-temp. TFT process**

**=> TFT performance uniformity will be an issue!**

- **Low-defect-density poly-Si films must be achieved by channel formation process**
- **TFTs should exhibit improved reliability...**

## Poly-Si TFT Reliability

### ON-state stress (saturation region)


--> increase in bulk and interface trap densities

-->  $V_{th}$  increase

- related to hydrogen in channel film

◆ Issue for driver circuitry

=> Offset-drain or LDD structures required





## **Future Poly-Si Technology Requirements/Trends**

- **DEVICE FABRICATION:**

- ◆ **Reduced thermal-processing budget**  
(channel formation, dopant activation)
- ◆ **Improved defect-passivation throughput**

- **DEVICE PERFORMANCE:**


- ◆ **Improved uniformity**
- ◆ **Reduced leakage current**
- ◆ **Improved reliability**

**=> NEW PROCESSING TECHNIQUES**


# New Poly-Si Deposition Technique

## PLASMA CHEMICAL VAPOR DEPOSITION:

- ◆  $\text{SiF}_4/\text{SiH}_4$  gas mixture
- ◆  $T_{\text{growth}} < 450^\circ\text{C}$
- ◆ grain sizes up to 250 nm
- ◆ n-channel TFT mobility  $> 40 \text{ cm}^2/\text{Vs}$




Nagahara et al., Jpn. J. Appl. Phys. Vol. 31 (1992) pp. 4555-4558



- thick films (~700 nm) required
- low deposition rates (~5 nm/min)

# New Crystallization Technique

## METAL-INDUCED LATERAL CRYSTALLIZATION



- 100 nm LPCVD a-Si channel
- 100 nm ECR CVD gate oxide
- PECVD poly-Si gate
- ◆ 0.5 nm PVD Ni after gate etch
- 500°C crystallization  
(1.6  $\mu\text{m/hr}$  lateral growth rate)
- NO HYDROGENATION NEEDED

TFT parameter	N-channel *	P-channel **
mobility ( $\text{cm}^2/\text{Vs}$ )	121	90
threshold (V)	1.2	-1.7
subth. slope (V/dec)	0.56	0.71
leakage ( $\text{pA}/\mu\text{m}$ )	0.36	~0.5

\* S.-W. Lee and S.-K. Joo, IEEE Electron Device Letters, Vol. 17, No. 4, pp. 160-162, 1996.

\*\* S.-W. Lee et al., IEEE Electron Device Letters, Vol. 17, No. 8, pp. 407-409, 1996.

## **New Crystallization Technique (cont'd)**

**Announcement in January 1998 by  
Sharp Corporation & Semiconductor Energy Laboratory:**

- **“Continuous grain silicon” technology (MILC)  
for highly integrated display systems**
- **Products to incorporate CGS technology in FY98  
- video projectors**
- **> 500 patents applied for (!)**

# Summary: TFT Technologies for AMLCDs

## FUTURE TRENDS

### **A-Si technology:**

#### ◆ **Improved performance**

- scale-down of device dimensions
- self-aligned doping of source/drain contacts
- development of low sheet-resistivity-gate process

#### ◆ **Lowered cost**

- simplification of process

### **Poly-Si technology:**

#### ◆ **Lowered cost**

- reduction in thermal processing budget
- improvement in process module throughput