
Lecture #9: Active-Matrix LCDs


OUTLINE

- Introduction
 - Active-matrix switching elements
 - ◆ TFT performance requirements
 - Active matrix processing constraints
- Amorphous silicon (a-Si) TFT technology
 - ◆ TFT fabrication process
 - ◆ Development trends and future requirements
- Polycrystalline silicon (poly-Si) TFT technology
 - ◆ TFT fabrication process
 - ◆ Development trends and future requirements
- Summary



Switching Elements for Active Matrices









- CdSe TFT (T. P. Brody et al., 1973) first
- MIM
 - © simpler fabrication process -> lower cost
 - © excellent electrical properties, uniformity
 - **⊗** parasitic capacitance -> capacitive voltage divider effect
 - ⊗ asymmetrical current characteristic -> image retention problem
- a-Si TFT (P. G. LeComber et al., late 1970's) primarily used in AMLCDs today
 - © stability advantage compared to CdSe
 - © cost advantage compared to poly-Si, X-Si

Two-Terminal Devices for AMLCDs



- Simpler fabrication (MIM: 3 mask process)
- No cross-overs
- Uniformity of diode characteristics
- No storage capacitors
- Patterning of backplane ITO required

What is Amorphous Silicon?



50


Mobility 500 (Speed/Current)

0.5


Process Temp > 900C 600-900C 250-350C

Substrate Single Crystal Si Quartz/Glass Glass
4"-8" 4"-8" 14" x 18"...

TFT Active Matrix Operation



Pixel TFT Performance Requirements



- Ability to deliver +/- 5 Volts to pixel
 - -> $V_{DS} = 10 \text{ V}$ $V_{GS} = 20 \text{ to } 30 \text{ V}$
- Performance (gray-scale AMLCDs):

$$\Delta V_{pixel}$$
 = 20 mV (frame time τ = 16 ms)

$$I_{leakage} < \frac{C_{pixel} \Delta V_{pixel}}{\tau}$$

	VGA	EWS
charge (line time)	32 μs	13 μs
pixel capacitance	1 pF	0.5 pF
drive current	~1 µA	~1 µA
leakage current	< 1 pA	< 0.5 pA

Substrate Comparison: Glass vs. Si

PROPERTY: <u>GLASS* SHEET</u> <u>SILICON WAFER</u>

OPTICAL transparent opaque


ELECTRICAL CONDUCTIVITY insulator semiconductor

THERMAL CONDUCTIVITY < 0.001 W/cm/K 1.5 W/cm/K

MAXIMUM TEMPERATURE ~500°C 1100°C

* non-alkali borosilicate or aluminosilicate glass

Amorphous-Si Thin-Film Transistor



A-Si TFT Fabrication Process (I)

Gate metal deposition (RF sputter)

Gate mask

Gate metal etch (wet)

"NSN" deposition (PECVD)

• gate nitride deposition

gases: NH₃, SiH₄ (N₂ or He dilution)

temperature: 300-350°C thickness: ~300 nm

rate: ~120 nm/min for in-line system

~200 nm/min for cluster tool

• a-Si:H deposition

gases: SiH₄, H₂

temperature: 250-300°C


thickness: 50 nm

rate: ~25 nm/min for in-line system ~100 nm/min for cluster tool

• top nitride deposition

gases: NH₃, SiH₄, (N₂ or He dilution)


temperature: 250°C thickness: ~150 nm



PECVD Systems for Large-Area Substrates (I)

IN-LINE SYSTEM:


- historical -- solar battery a-Si deposition (Japan)
- low throughput (< 10 plates/hour)
- slow CF₄+O₂ in-situ dry cleaning
- large clean-room footprint



PECVD Systems for Large-Area Substrates (II)

CLUSTER TOOL (e.g. AKT-1600):

- single-substrate processing units (reduced thermal mass)
- designed for higher throughput (30 plates/hour) and easier maintenance
- fast NF₃-based in-situ dry cleaning
- can be installed through-the-wall (bulkheaded)



PECVD Systems for Large-Area Substrates (III)

PROCESS ISSUES:

- Deposition uniformity
 - presently sufficient (better than +/- 7%)
- Throughput

Major challenge (need > 60 plates/hour)

- -> increase film-deposition rates
- -> improve robot handling speed
- Yield loss:

particles --> improvements in gas-flow, in-situ cleaning
electrostatic discharge --> improvements in design
breakage --> improvements in robot handling

Large-Area Processing

PHOTOLITHOGRAPHY:

- Stepper exposure systems
 - ~10 cm diameter field
 - < 1 µm stitching accuracy
 - ~2 µm resolution
 - > 60 plates/hour throughput
- Integrated "track" systems for coating, baking, and developing photoresist
- Defect control is key to higher yields

SPUTTER DEPOSITION (for metals, ITO):

- In-line systems are most widely used
- New cluster tools allow floorspace reduction, greater process flexibility
- Improved heating uniformity is required,
 especially for achieving uniformly low ITO resistivity

A-Si TFT Fabrication Process (II)

Backside flood exposure

Top nitride etch (wet)

n+ a-Si:H deposition (PECVD)


gases: SiH₄, PH₃, H₂ temperature: < 250°C thickness: 100 nm

rate: ~25 nm/min for in-line system ~200 nm/min for cluster tool

n+ mask

a-Si etch (RIE)

gases: SF₆, CFCl₃ pressure: 100 mT rate: 100 nm/min



A-Si TFT Fabrication Process (III)

S/D metal deposition (RF sputter)

Top metal mask

Top metal etch (wet)

"slot" mask

Top metal etch (wet)


n+ etch (RIE)

gases: SF₆, CFCl₃ pressure: 100 mT rate: 100 nm/min

Passivation SiO_xN_v deposition (PECVD)

gases: SiH₄, NH₃, N₂O, He temperature: < 200°C thickness: ~600 nm

rate: ~120 nm/min for in-line system ~200 nm/min for cluster tool




Plasma Etch Issues for Large-Area Substrates

Parallel-plate RIE tools are used to etch Si and SiN_x films (e.g. TEL cluster tool)

MAJOR CHALLENGES:

- Improvement of throughput/etch-rate (typically 15 plates/hour)
 --> new high-density-plasma etch tools
- Improvement of uniformity (typically +/- 20%)
- Cooling of substrate
 (no mechanical clamping, due to substrate bowing issues)



Note: Without cooling, 0.5 W/cm² --> burned photoresist


- --> electrostatic clamping (e.g. Lam Research Corp.)
- Development of etch processes for SiO₂ and metal films
 e.g. AKT cluster RIE tool for etching Al (Cl₂ chemistry)
 (Note: Conventional RIE SiO₂ etch process would require > 10 kW)

NON-CONCERNS:

- plasma damage (thick dielectrics, insulating substrate)
- anisotropy of etch (large feature sizes, thin films)

Source: W. Yao, dpiX, a Xerox company

Future A-Si Technology Requirements/Trends



- Process simplification (reduced number of photomasks)
- TFT performance improvement
- Self-aligned doping process (ion shower doping)
- Low sheet-resistivity gate line process (Al, Cu)
- Improved gate-nitride step coverage:
 - development of gate-metal RIE process for better taper control
 - development of lower-stress nitride (maintain low trap density)
- Dual layer SiO₂/SiN_x gate dielectric for:

lower defect density (improved yield) higher process throughput (e.g. APCVD SiO $_2$ deposition: SiH $_4$ & O $_2$; 430°C; ~1 μ m/min)


Self-Aligned a-Si TFT Structure

Goals:


- reduce gate / source overlap
- reduce overlap variation
- reduce TFT size


Challenges:


- ion doping
- light shielding



TFT Feedthrough Issue








$$\Delta V_{FT} = \Delta Vg \cdot C_{GS} / (C_{LC} + C_{S} + C_{GS})$$

- TFT feedthrough due to TFT gate to source capacitance
- Adjust backplane voltage to zero net liquid crystal voltage
- Requires TFT feedthrough to be uniform across display


Ion Doping Systems for Large-Area Substrates



I. Nakamoto et al. (Ishikawajima-Harima Heavy Industries Co., Ltd.), February 1997


- Ion source with 5% PH₃ or B₂H₆ in H₂
 --> H⁺, H₂⁺, H₃⁺, PH_x⁺ or BH_x⁺, etc.
- Extraction electrodes (grids) 20 μ A/cm² at 100 keV (--> 1x10¹⁶ cm⁻² in 80s); 100 μ A/cm² at 30 keV
 - => Substantial heating of substrate (> 200°C)
- **◆ Magnetic filter for mass separation under development**

TFT Technology Comparison



AMORPHOUS SILICON

- low TFT mobility (<1 cm²/Vs)
 -> separate LSI drivers needed
- low-temperature (<350°C) process
 -> glass substrates



POLYCRYSTALLINE SILICON

- higher TFT mobility (μ_n , $\mu_p > 30 \text{ cm}^2/\text{Vs}$)
 - -> smaller pixel TFTs (higher aperture ratio)
 - -> integration of driver circuitry
 - ♦ fewer external connections
 - -> improved reliability
 - ◆ reduced system cost
- high-temperature (>450°C) process
 - -> high strain-point glass or quartz substrates

Integrated Drivers for AMLCDs

Why?

- Limitations of packaging technologies
- Compact packaging
- Cost savings for small, high-resolution displays
- Custom drivers

Applications:

- Viewfinder displays
- Head-mounted displays
- Projection displays

Materials used:

- Polycrystalline silicon
- Crystalline silicon (transparent or Si substrates)

Production of Poly-Si TFT-AMLCDs

ANNOUNCED LARGE-AREA POLY-SI TFT-AMLCD FABS

(2"- to 6"-diagonal displays)

Sony and Sanyo: 1996 (300 x 400 mm)

Sharp: 1997 (400 x 500 mm)

Fujitsu, Matsushita: 1997 LG Electronics: 1997

Samsung: 1997

DTI: 1997 (12"-diagonal displays)

NEC: 1998 Hitachi: 1998

Source: The DisplaySearch Monitor, June 13, 1996, DisplaySearch, Austin, TX

INITIAL APPLICATIONS:

(high-pixel-density displays)

- digital video camcorders
- digital still cameras

Production of Poly-Si TFT-AMLCDs (II)

First commercial product incorporating low-temp. poly-Si TFT-AMLCD:

JVC's DVM-1 digital video camera

2.5"-D display (Sony):

- 800 x 225 pixels
- 8-bit gray scale
- 56% aperture ratio
- integrated driver electronics

Future markets:

- small and medium-sized direct view displays
- LCD panels for front and rear projectors
- notebook PC displays
- LCD monitors

Most of TFT-AMLCD fab capital spending in 1998 was dedicated to adding poly-Si AMLCD production capacity*

 → ~10X capacity growth rate as compared with a-Si AMLCD production, in 1998 & 1999

*Source: The DisplaySearch Monitor, March 23, 1998, DisplaySearch, Austin, TX

TFT Requirements for Integrated Drivers

- **CMOS** (reduced power consumption)
- High-frequency operation
 - high mobilities (> 30 cm²/Vs)
 - low V_{th} (< 3 V)
 - low source/drain series resistances (< 1 kΩ/□)
- High hot-carrier immunity
 - lightly doped drain structure (NMOS)


AMLCD Substrate Materials

MATERIAL	MAXIMUM TEMPERATURE	
Silicon	1100°C	
Glass*	~600°C	
Plastic: Polyimide Polyethersulfone Polyester	250°C 200°C 100°C	


^{*} non-alkali borosilicate or aluminosilicate glass

PLASTIC SUBSTRATES:

- lightweight, rugged displays
- ultra-low TFT processing temperatures
- reliability issues
 - --> poly-Si TFT technology advantageous



Poly-Si TFT Architecture Considerations



Poly-Si TFT Fabrication Process (I)

Buffer-layer SiO₂ deposition (LPCVD, APCVD or PECVD)

gases: SiH₄ or TEOS, O₂ temperature: 300-400°C thickness: ~500 nm

Active Si layer deposition (LPCVD or PECVD)

gases: SiH₄ or Si₂H₆ temperature: 350-550°C thickness: 50-100 nm


Si crystallization

- Furnace (500-600°C)
- Rapid thermal annealer
- Laser

Island mask

Poly-Si island etch (RIE)

SF₆ chemistry rate: ~200 nm/min



Poly-Si TFT Channel-Layer Deposition

COMPARISON OF a-Si DEPOSITION TECHNIQUES

	LPCVD (~450°C)	PECVD (<350°C)	PVD (<100°C)
Hydrogen content (atomic %)	<1	> 10	< 1
Thickness uniformity (+/- %)	5	> 5	< 5

- PECVD & PVD techniques compatible with plastic substrates
- PVD films comparable to LPCVD films, for TFT performance
 - trace metallic contamination may be an issue

(Y.-J. Tung et al., presented at the 56th Annual Device Research Conference)

- PECVD films have high H content
 - extra dehydrogenation step required
 - poorer TFT performance
- Thickness uniformity is an issue for PECVD films

Crystallization of Amorphous Silicon Thin Films


COMPARISON OF CRYSTALLIZATION TECHNIQUES

	Furnace	RTP	Laser
Substrate Temperature	> 500°C	> 700°C	R.T.
Throughput (plates/hr)	15	> 60	20
Uniformity	good	good	fair


- Only laser annealing compatible with plastic substrates
 Buffer layer protects substrate; surface temperature is above softening point for <100 ms (P. G. Carey et al., 1997 IDRC)
- Challenges:
 - poor uniformity --> poor TFT performance
 - low throughput --> bottleneck in TFT process

Large-Area Rapid Thermal Annealer

- Xe arc lamp system -- light focused to 15 mm width
- Substrate scanned under the beam
- Typical crystallization process (for 100 nm-thick LPCVD a-Si): ~550°C preheat, ~1 s residence time, >700°C peak temperature
- High throughput (> 60 plates/hr), good uniformity -- but warpage is an issue
- Equipment supplier: Intevac, Inc.




Intevac Rapid Thermal Annealing System




Large-Area Laser Annealing Systems

- Fast pulsed (~40 ns) XeCl (308 nm) excimer laser beam
- Small beam spot (100 mm²) raster-scanned across substrate (at up to 200 mm/s)
- Typical crystallization process (for 100 nm-thick LPCVD a-Si): ~400 mJ/cm², 300 Hz, 90% overlap (in fast-scan direction)
- ◆ Uniformity is an issue -- tradeoff with process throughput
 - can be improved with substrate heating, increased beam overlap
- Equipment suppliers: Lambda Physik, XMR, SOPRA



Laser Crystallization of a-Si Films

Poly-Si grain size dependence on laser energy density:



 surface roughness also increases with grain size

J. Im et al., Appl. Phys. Lett., 63, 1969 (1993)


- Peak location dependent on film thickness
- Direct correlation between grain size, TFT performance
- Narrow process window (large-grained films)

Laser Crystallization Issues

- Stability of high-power laser systems
 - pulse-to-pulse variations in beam energy

~15% variation; 1.7% std. dev. (K. Yoneda, 1997 IDRC)

- **Beam homogeneity** (+/- 2% required for mass production)
 - critical for achieving uniformly crystalline film




Process uniformity can be improved by:

- heating substrate and/or
- increasing beam overlap
- --> trade-off with process throughput

Laser Crystallization Issues (continued)

Poly-Si grain size dependence on Si film thickness:



- Thickness uniformity must be better than +/- 5%
- Smaller grains are obtained with patterned bottom gate (heat sink effect)

Poly-Si TFT Fabrication Process (II)

Gate SiO₂ deposition (LPCVD or PECVD)

gases: SiH₄ or TEOS, O₂ temperature: ~400°C thickness: 100 nm

Gate SiO₂ anneal (600°C)

Gate Si deposition (LPCVD or PECVD)

gas: SiH₄ or Si₂H₆ temperature: 350-550°C thickness: ~350 nm


Gate mask

Poly-Si gate etch (RIE)

SF₆ chemistry rate: ~200 nm/min

n+ mask; phosphorus implant

p+ mask; boron implant



SiO₂ Deposition

COMPARISON OF METHODS FOR LARGE-AREA SUBSTRATES

	LPCVD 400°C	APCVD 300-500°C	PECVD 300-500°C	ECR R.T. to 400°C
Film quality	excellent	good	excellent	excellent
Step coverage	excellent	excellent	fair	poor
Thickness uniformity (+/- %)	> 10	2	5	< 5
Throughput (100 nm) (plates/hr)	10	60	30	10

SiO₂ Deposition (II)

COMPARISON OF LOW-TEMP. OXIDE DEPOSITION TECHNIQUES

	PECVD 100°C	ECR 100°C	PVD R.T.
Film quality	good	excellent	good
Step coverage	fair	poor	poor
Thickness uniformity (+/- %)	5	< 5	< 5

• Requirements for gate oxide: (H. J. Kim, 1997 IDRC)

-
$$D_{it} < 5x10^{10} \text{ cm}^{-2}$$

-
$$\varepsilon_{bd}$$
 > 8 MV/cm

-
$$\Delta V_{th}$$
 (BTS) < 0.1 V

- Several techniques are compatible with plastic substrates
- Oxygen plasma treatment can improve Si/SiO₂ interface quality

Source/Drain Doping for Poly-Si TFTs

DOPING REQUIREMENTS:

- Implant dose: 1 5 x 10^{15} cm⁻² P⁺ or B⁺ (ρ_s < 1 k Ω /square)
- Implant energy: 10 100 keV
- Uniformity: better than 10%
- Minimal damage
- Minimal introduction of contaminants
- High throughput
 - --> Ion shower doping
 - ◆ throughput limited by:
 - substrate heating and charging
 - robotic handling
 - lacktriangle proton co-implantation --> low ρ_s
 - post-implant annealing --> lower ρ_s

Poly-Si TFT Fabrication Process (III)

Passivation SiO₂ deposition (LPCVD or PECVD)

gases: SiH₄ or TEOS, O₂ temperature: ~400°C thickness: 700 nm

Dopant-activation anneal

- Furnace (550-600°C)

- Rapid thermal annealer (~700°C)

- Laser (~200 mJ/cm²)

Hydrogenation (plasma)

300-350°C


Contact mask

Contact etch (wet)


Metal deposition (RF sputter)

Metal mask

Metal etch (wet)



Defect Passivation in Poly-Si TFTs




N-CHANNEL TFT * PERFORMANCE	μ eff (cm²/Vs)	V _{TH} (V)	I _{min} (pA)	S _{th} (V/dec)
BEFORE HYDROGENATION	5	14	150	2.1
AFTER HYDROGENATION	40	2	1	0.55


 $^{^*}$ W = 50 $\mu m;$ L = 20 μm

PLASMA HYDROGENATION:

- Conventional diode reactor
- Substrate heated to ~350°C, immersed in hydrogen plasma
- ♦ Process time: many hours



Effect of Hydrogenation on Device Uniformity



• Hydrogenation necessary for uniform TFT performance

I-W. Wu, AM-LCD '95

Alternative Hydrogenation Methods

♦ HIGH-DENSITY PLASMA (ECR, ICP, or Helicon)

• heated substrate

• H₂ plasma exposure: ion densities > 10¹¹ cm⁻³

♦ SOLID-SOURCE DIFFUSION

ullet PECVD Si_xN_y deposition (~150 nm, compressive)

• Thermal annéal: 450°C, 10 minutes

♦ H⁺ ION IMPLANTATION + ANNEAL

• Dose: ~1 x 10¹⁶ cm⁻²

• Energy: > 100 keV

• Thermal anneal: 250-400°C, 10-60 minutes

COMPARISON OF HYDROGENATION METHODS

	plasma exposure	solid-source diffusion	ion implantation
TFT performance	excellent	good	good
TFT reliability	good*	good	poor
Process uniformity	good	good	poor
Process throughput	low	high	medium
Equipment cost	moderate	moderate	high

^{*} conventional RF, or ICP or Helicon plasma source

Effects of Device and Process Architectures

HYDROGENATION PROCESS THROUGHPUT CAN BE IMPROVED BY:

- Reducing TFT channel length (4X improvement)
- Adopting bottom-gate TFT architecture (10X improvement)
- Performing hydrogenation earlier in process
 -requires low-temperature source/drain formation process

HYDROGENATION STEP CAN BE ELIMINATED FOR

- High-quality (low-defect-density) poly-Si films
 e.g. films obtained by metal-induced lateral crystallization
 (S.-W. Lee et al., IEEE Electron Device Letters, 17, p.160, 1996)
- Single-crystalline Si films
 - e.g. films obtained by sequential lateral solidification (J. S. Im et al., Applied Physics Letters, 70, p. 3434, 1997)

Ultra-Low-Temp. Poly-Si TFT Technology Issues


High temperatures (>250°C) required for hydrogenation

- cannot be used in ultra-low-temp. TFT process
- => TFT performance uniformity will be an issue!
- Low-defect-density poly-Si films must be achieved by channel formation process
- TFTs should exhibit improved reliability...

Poly-Si TFT Reliability

ON-state stress (saturation region)

- --> increase in bulk and interface trap densities
 - --> V_{th} increase
- related to hydrogen in channel film
- ◆ Issue for driver circuitry
- => Offset-drain or LDD structures required




Future Poly-Si Technology Requirements/Trends

- DEVICE FABRICATION:
 - ◆ Reduced thermal-processing budget (channel formation, dopant activation)
 - **♦ Improved defect-passivation throughput**
- DEVICE PERFORMANCE:
 - **♦** Improved uniformity
 - **♦** Reduced leakage current
 - ♦ Improved reliability
- => NEW PROCESSING TECHNIQUES

New Poly-Si Deposition Technique

PLASMA CHEMICAL VAPOR DEPOSITION:


- ♦ SiF₄/SiH₄ gas mixture
- ♦ T_{growth} < 450°C
- ♦ grain sizes up to 250 nm
- ♦ n-channel TFT mobility > 40 cm²/Vs



- thick films (~700 nm) required
- low deposition rates (~5 nm/min)

New Crystallization Technique

METAL-INDUCED LATERAL CRYSTALLIZATION



- 100 nm LPCVD a-Si channel
- 100 nm ECR CVD gate oxide
- PECVD poly-Si gate
- ♦ 0.5 nm PVD Ni after gate etch
- 500°C crystallization (1.6 μm/hr lateral growth rate)
- NO HYDROGENATION NEEDED

TFT parameter	N-channel *	P-channel
mobility (cm ² /Vs)	121	90
threshold (V)	1.2	-1.7
subth. slope (V/dec)	0.56	0.71
leakage (pA/μm)	0.36	~0.5

^{*} S.-W. Lee and S.-K. Joo, IEEE Electron Device Letters, Vol. 17, No. 4, pp. 160-162, 1996.

^{**} S.-W. Lee et al., IEEE Electron Device Letters, Vol. 17, No. 8, pp. 407-409, 1996.

New Crystallization Technique (cont'd)

Announcement in January 1998 by Sharp Corporation & Semiconductor Energy Laboratory:

- "Continuous grain silicon" technology (MILC) for highly integrated display systems
- Products to incorporate CGS technology in FY98
 video projectors
- > 500 patents applied for (!)

Summary: TFT Technologies for AMLCDs

FUTURE TRENDS

A-Si technology:

- **◆ Improved performance**
 - scale-down of device dimensions
 - self-aligned doping of source/drain contacts
 - development of low sheet-resistivity-gate process
- Lowered cost
 - simplification of process

Poly-Si technology:

- **◆ Lowered cost**
 - reduction in thermal processing budget
 - improvement in process module throughput