College of Engineering
Department of Electrical Engineering and Computer Sciences

EE290D
Handout \#10
Spring 1999
T.-J. King

## HOMEWORK ASSIGNMENT \#1 SOLUTIONS

## Problem 1:

Let $\mathrm{D}=$ panel diagonal, $\mathrm{H}_{\mathrm{p}}=$ panel height + border widths $=(3 \mathrm{D} / 5)+2, \mathrm{~W}_{\mathrm{p}}=$ panel width + border widths $=(4 \mathrm{D} / 5)+2, \mathrm{H}_{\mathrm{s}}=$ substrate height, $\mathrm{W}_{\mathrm{s}}=$ substrate width:

| D <br> $(\mathrm{in})$ | D <br> $(\mathrm{cm})$ | $\mathrm{H}_{\mathrm{p}}$ <br> $(\mathrm{cm})$ | $\mathrm{W}_{\mathrm{p}}$ <br> $(\mathrm{cm})$ | $\mathrm{H}_{\mathrm{s}}$ <br> $(\mathrm{cm})$ | $\mathrm{W}_{\mathrm{s}}$ <br> $(\mathrm{cm})$ | $* \mathrm{H}_{\mathrm{s}} / \mathrm{H}_{\mathrm{p}}$ | $* \mathrm{~W}_{\mathrm{s}} / \mathrm{W}_{\mathrm{p}}$ | ${ }^{\wedge} \mathrm{W}_{\mathrm{s}} / \mathrm{H}_{\mathrm{p}}$ | ${ }^{\wedge} \mathrm{H}_{\mathrm{s}} / \mathrm{W}_{\mathrm{p}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 12.1 | 30.73 | 20.44 | 26.59 | 36 | 46.5 | 1.76 | 1.75 | 2.27 | 1.35 |
| 12.1 | 30.73 | 20.44 | 26.59 | 55 | 65 | 2.69 | 2.44 | 3.18 | 2.07 |
| 12.1 | 30.73 | 20.44 | 26.59 | 65 | 83 | 3.18 | 3.12 | 4.06 | 2.44 |
| 13 | 33.02 | 21.81 | 28.42 | 65 | 83 | 2.98 | 2.92 | 3.81 | 2.29 |
| 14 | 35.56 | 23.34 | 30.45 | 65 | 83 | 2.79 | 2.73 | 3.56 | 2.13 |
| 15 | 38.10 | 24.86 | 32.48 | 65 | 83 | 2.61 | 2.56 | 3.34 | 2.00 |
| 16 | 40.64 | 26.38 | 34.51 | 65 | 83 | 2.46 | 2.40 | 3.15 | 1.88 |
| 17 | 43.18 | 27.91 | 36.54 | 65 | 83 | 2.33 | 2.27 | 2.97 | 1.78 |
| 18 | 45.72 | 29.43 | 38.58 | 65 | 83 | 2.21 | 2.15 | 2.82 | 1.68 |
| 19 | 48.26 | 30.96 | 40.61 | 65 | 83 | 2.10 | 2.04 | 2.68 | 1.60 |
| 20 | 50.80 | 32.48 | 42.64 | 65 | 83 | 2.00 | 1.95 | 2.56 | 1.52 |
| 21 | 53.34 | 34.00 | 44.67 | 65 | 83 | 1.91 | 1.86 | 2.44 | 1.46 |

*panels oriented in same direction as substrate (long sides of panels parallel to long sides of substrate) ${ }^{\wedge}$ panels oriented in orthogonal direction to substrate (long sides of panels parallel to short sides of substrate)
a) Considering that only an integral number of display panels can be fabricated on a single substrate:
i) 2 panels can be fabricated on a single substrate for a Generation II fab.
ii) 6 panels can be fabricated on a single substrate for a Generation III fab.
iii) 9 panels can be fabricated on a single substrate for a Generation III. 5 fab.
b) From the above table, it can be seen that a single $65 \mathrm{~cm} \times 83 \mathrm{~cm}$ substrate can accommodate six 14 " D panels, six 15 " D panels, four $16^{\prime \prime} \mathrm{D}$ panels, four 17 " D panels, four 18 " D panels, four 19 " D panels, or two 20 "D panels. The manufacturing cost per display panel will increase significantly if the number of panels per substrate decreases significantly, i.e. at 16''D, and then at 20''D. Conversely, the cost of manufacturing a $15 " \mathrm{D}$ display is not significantly larger than the cost of manufacturing a 14 " D display. For this reason, some manufacturers have discontinued production of 14 "D LCD desktop monitors (produc-
ing 15 " D products instead)!
Note: The newest portable PCs can accommodate LCDs of sizes up to 14 "D...

## Problem 2:

a) Let $\mathrm{D}=$ panel diagonal, $\mathrm{C}=$ number of columns, $\mathrm{R}=$ number of rows.

Pixel size $=(4 \mathrm{D} / 5) / \mathrm{C}=(3 \mathrm{D} / 5) / \mathrm{R}$ :
i) 10"D VGA display: $\mathrm{C}=640, \mathrm{R}=480$; pixel size $=\mathbf{3 1 7 . 5} \mu \mathrm{m}$
ii) 12.1 "D SVGA display: $\mathrm{C}=800, \mathrm{R}=600$; pixel size $=\mathbf{3 0 7 . 3} \mu \mathrm{m}$
iii) 15 'D SXGA display: Aspect ratio $=5: 4$ ! $\mathrm{C}=1280, \mathrm{R}=1024$; pixel size $=\mathbf{2 3 2 . 4} \mu \mathbf{m}$
iv) 42 "D VGA display: $\mathrm{C}=640, \mathrm{R}=480$; pixel size $=\mathbf{1 3 3 3 . 5} \mu \mathrm{m}$
b) The intersection of 4 pixels on the STN-LCD in the ideal case (perfect layer-to-layer alignment) is sketched below:


The ITO-to-ITO spacing is $2 \mu \mathrm{~m}$, and the dark matrix overlaps the ITO electrode by $1 \mu \mathrm{~m}$. The active pixel area is $(\mathrm{P}-4 \mu \mathrm{~m})^{2}$ where $\mathrm{P}=$ pixel size $=317.5 \mu \mathrm{~m}$ from part a). Hence, the maximum pixel aperture ratio is $(\mathrm{P}-4 \mu \mathrm{~m}) / \mathrm{P}^{2}=\mathbf{9 7 . 5 \%}$. Note that the aperture ratio is significantly higher in passive-matrix displays as compared with active-matrix displays.

## Problem 3:

a) For a dual-scan VGA display, the number of matrixed rows $M=240$. From the plot on the left-hand side, $\mathrm{L}_{\text {off }}=0.33$ and $\mathrm{L}_{\text {on }}=0.25 . \mathrm{PCR}=\left(\mathrm{L}_{\text {on }} / \mathrm{L}_{\text {off }}\right) / \mathrm{M}+(\mathrm{M}-1) / \mathrm{M}=\mathbf{1 . 0 0 1}$.
b) From the plot on the right-hand side, $\mathrm{L}_{\text {off }}=0.45$ and $\mathrm{L}_{\text {on }}=0.03$. $\mathrm{PCR}=\left(\mathrm{L}_{\text {on }} / \mathrm{L}_{\text {off }}\right) / \mathrm{M}+(\mathrm{M}-1) / \mathrm{M}=\mathbf{1 . 0 6}$.
c) For a dual-scan SVGA display, $\mathrm{M}=300$. From the Alt-Pleshko formula, $\left\langle\mathrm{V}_{\text {off }}\right\rangle /\left\langle\mathrm{V}_{\text {on }}\right\rangle=1.06$. Choose $\mathrm{V}_{\text {off }}=2.59 \mathrm{~V}$ and $\mathrm{V}_{\text {on }}=2.75 \mathrm{~V}$. From the plot on the right-hand side, $\mathrm{L}_{\text {off }}=0.43$ and $\mathrm{L}_{\text {on }}=0.03$. $\mathrm{PCR}=$ $\left(\mathrm{L}_{\text {on }} / \mathrm{L}_{\text {off }}\right) / \mathrm{M}+(\mathrm{M}-1) / \mathrm{M}=\mathbf{1 . 0 4}$. The higher resolution display has poorer contrast, as expected (but not poor as a passive-matrix TN display).

## Problem 4:

a) For a 6-bit color display, each sub-pixel must be able to display 64 distinct levels of gray. For the TN electro-optic characteristic given, the difference in transmitted luminance between two adjacent levels of gray is $0.5 / 64=0.0078$. The maximum slope of this characteristic is $\sim 0.3 / 0.8 \mathrm{~V}=0.375 / \mathrm{V}$; therefore, the minimum change in applied voltage between two levels of gray is $0.0078 / 0.375=\mathbf{2 1} \mathbf{~ m V}$. This is the maximum allowable change in pixel voltage during a frame time.
b) During a frame time, the voltage on a pixel electrode must not change by more than $\Delta \mathrm{V}_{\text {pixel }}=21 \mathrm{mV}$. The charge which is leaked through the TFT is equal to $\mathrm{I}_{\text {leak }} \tau$ where $\mathrm{I}_{\text {leak }}$ is the average TFT leakage current and $\tau$ is the frame time ( $\sim 16.7 \mathrm{~ms}$, assuming a display refresh rate of 60 Hz ). This charge must not
exceed $\mathrm{C}_{\text {pixel }} \Delta \mathrm{V}_{\text {pixel }}$. Thus, the maximum TFT leakage current is $\mathrm{C}_{\text {pixel }} \Delta \mathrm{V}_{\text {pixel }} / \tau=\mathbf{1 . 2 6} \mathbf{~ p A}$.

## Problem 5:

a) A reflective LCD does not require a backlight and hence it consumes much less power and can be much more lightweight than transmissive LCDs. Also, the brightness of a reflective display naturally adjusts to the ambient lighting.
b) Because the electro-optic characteristics of PDLC are not highly non-linear (ref. Lecture \#2 notes), active-matrix addressing is needed in order to achieve good contrast and gray scale performance in highresolution PDLC displays.

